1,653,598open jobs
99,188companies
251,814added this week
Browse all
Salary
≈ $88k – $161k per year (Estimated)
Location
In office (Bingen)
Seniority
Senior
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 15, 2026. First seen by Alion on Oct 13, 2026. Renesas Electronics scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Renesas Electronics is a Japanese semiconductor company formed in 2003 when Hitachi and Mitsubishi Electric combined their chip divisions, later absorbing NEC Electronics as well. It is one of the largest suppliers of microcontrollers in the world and holds a particularly strong position in automotive silicon, where its R-Car processors and body and powertrain controllers sit inside a large share of vehicles built globally. It has spent the past decade buying into analog and connectivity through Intersil, IDT, Dialog and Altium, broadening from bare microcontrollers into complete embedded systems for industrial and internet of things customers.
Backed by Storm Ventures

To further strengthen our Automotive Sensors business comprising Sensor ASICs, Sensor ASSPs, Position Sensors, LiDAR ASICs and Environmental Sensors, we are currently looking for an Analog IC Layout Engineer (F/M/D) to join our engineering team in Dresden, Munich or Bingen am Rhein, Germany, for developing our new and next generation ICs, integrated sensors, innovations, power and mixed signal technologies besides supporting modifications to existing products.

Your Role:

  • Create block-level and top-level layout design and implement them according to Renesas product development process following best practices from the industry

  • Own layout design for multiple tape outs of ICs and test structures

  • Implementation of the chip level layout requirements with efficiency and accuracy using industry standard design flows - parameterized layout, LVS, DRC and DFM

  • Support block-level and top-level specifications

  • Implement analog layout dependent design for yield and manufacturability

  • Ensure block- and top-level Design Rule Checks (DRC) and Layout versus Schematics Checks (LVS).

  • Ensure optimized silicon COGS and deliver optimized layouts that are first time right

Your Profile:

  • Degree in Electrical Engineering, Electronics, Microelectronics, Microsystems or similar

  • Fundamental knowledge on Semiconductor Device Physics and Microelectronics is required

  • Experience with Cadence Virtuoso and other Cadence tools

  • Experience with layout verification using Calibre DRC and LVS layout verification tools

  • Experience with parasitic extraction using Calibre and Cadence tools and their analysis.

  • High level of self-motivation, drive, open-mindedness and teamwork skills are desired

  • Good communication and technical reporting skills, both written and oral

  • Fluent English and German knowledge would be a plus

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,653,598 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bingen
≈ $81k – $147k per year (Estimated) • In office • Full-Time • Traunreut
Python
Kotlin
C++
MATLAB
Kotlin
StateFlow
MATLAB
Simulink
Management
Confluence
Apply
≈ $80k – $145k per year (Estimated) • In office • Full-Time • 5+ years exp • Munich
Chips/EDA
Altium Designer
Cadence Allegro
OrCAD
Mentor Xpedition
Apply
≈ $81k – $147k per year (Estimated) • In office • Full-Time • Friedrichshafen
C++
Management
Scrum
Apply
≈ $61k – $143k per year (Estimated) • Equity • Hybrid • 3+ years exp • Munich
Python
DevOps
Linux
Robotics
ROS
ArduPilot
MAVLink
DroneCAN
Apply
≈ $54k – $125k per year (Estimated) • In office • Full-Time • 3+ years exp • Hanover
Apply
In office • Bingen
Apply
Projektleitung (gn) 4 days ago
≈ $55k – $111k per year (Estimated) • In office • Bingen
Apply
≈ $65k – $119k per year (Estimated) • In office • PhD • Bingen
Apply
In office • Bingen
Apply
$40k – $44k per year • In office • Full-Time • Bingen
Management
WhatsApp
Apply
See all jobs
This is one of many
1,653,598 more open roles from verified company boards, updated every day.