1,881,879open jobs
110,360companies
256,948added this week
Browse all
Salary
≈ $128k – $243k per year (Estimated)
Location
Hybrid (Plano, United States)
Seniority
Senior · 12+ years exp
Visa
H-1B filings in 12 months: 60 · for this role: 23 · green card filings: 30
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 21, 2026. First seen by Alion on Sep 27, 2026. Renesas Electronics scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Renesas Electronics is a Japanese semiconductor company formed in 2003 when Hitachi and Mitsubishi Electric combined their chip divisions, later absorbing NEC Electronics as well. It is one of the largest suppliers of microcontrollers in the world and holds a particularly strong position in automotive silicon, where its R-Car processors and body and powertrain controllers sit inside a large share of vehicles built globally. It has spent the past decade buying into analog and connectivity through Intersil, IDT, Dialog and Altium, broadening from bare microcontrollers into complete embedded systems for industrial and internet of things customers.
Backed by Storm Ventures

Position Overview

Renesas is seeking an experienced Principal Verification Engineer to lead the verification efforts for our Automotive PMIC (Power Management Integrated Circuit) product line. This role combines deep expertise in mixed-signal verification methodology with strong leadership capabilities to mentor junior engineers and drive verification strategy across multiple product platforms. The ideal candidate will have comprehensive knowledge of analog, digital, and mixed-signal verification techniques, combined with hands-on experience debugging complex automotive power management systems.

Key Responsibilities

  • Design and architect mixed-signal verification environments, including Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration for PMIC designs
  • Develop and implement comprehensive verification plans and strategies for automotive PMIC products, ensuring compliance with automotive safety standards (ISO 26262, AEC-Q200)
  • Set up and optimize Gate-Level Simulation (GLS) flows, correlating with RTL simulation results to identify and resolve discrepancies
  • Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed-signal interfaces
  • Conduct in-depth RTL and Gate-Level simulations, analyzing timing, power, and functional correctness across process, voltage, and temperature (PVT) corners
  • Collaborate closely with cross-functional teams: Design, Application Engineering, ATE (Automatic Test Equipment), and Silicon Validation to ensure seamless verification handoffs
  • Mentor and lead junior verification engineers, defining best practices and establishing verification methodologies
  • Troubleshoot and debug complex design issues involving interactions between analog and digital domains using simulation and measurement techniques
  • Drive continuous improvement of verification tools, methodologies, and infrastructure, evaluating emerging verification technologies and AI-based solutions
  • Create and maintain comprehensive verification documentation, test plans, and coverage
  • MS or PhD in Electrical Engineering, Computer Engineering, or related
  • 12+ years of experience in mixed-signal or analog circuit verification
  • Deep understanding of all aspects of mixed-signal verification environment architecture and implementation
  • Hands-on experience with Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration
  • Proficiency in RTL and behavioral simulation tools (e.g., Spectre, Xcelium)
  • Strong understanding of Gate-Level Simulation (GLS) flows and ability to set up and debug GLS simulations
  • Proven expertise debugging both analog blocks (switched-mode regulators, LDO, bandgap, reference circuits) and digital RTL
  • Experience with automotive PMIC or power management IC design and verification
  • Proficiency in Verilog, SystemVerilog, and/or SPICE-based languages
  • Solid understanding of verification methodologies: UVM, assertions, coverage-driven verification
  • Experience interfacing with multiple verification domains: functional, post-silicon, ATE test correlation
  • Excellent problem-solving and debugging skills with strong analytical mindset
  • Leadership and mentoring experienc

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,881,879 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Plano
$132k – $252k per year • In office • Secret • Full-Time • 10+ years exp • Bachelor's Degree • United States
Python
Verilog
C++
SystemVerilog
VHDL
Perl
DevOps
Linux
Unix
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
Xilinx Vivado
Synplify Pro
Apply
$108k – $205k per year • In office • Secret • Full-Time • 8+ years exp • Bachelor's Degree • United States
Python
Verilog
C++
SystemVerilog
VHDL
Perl
DevOps
Git
Linux
Unix
Chips/EDA
Siemens QuestaSim
UVM
Xilinx Vivado
Synplify Pro
Apply
$146k – $277k per year • In office • Secret • Full-Time • 10+ years exp • Bachelor's Degree • El Segundo
VHDL
DevOps
Linux
Management
Agile
Apply
≈ $172k – $313k per year (Estimated) • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • Sunnyvale
Apply
$173k – $259k per year • Equity • In office • Full-Time • 10+ years exp • Vancouver
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
UVM
Apply
≈ $53k – $99k per year (Estimated) • Hybrid • 1+ year exp • Bachelor's Degree • Plano
Management
Scrum
Apply
≈ $119k – $221k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Plano
Apply
≈ $89k – $197k per year (Estimated) • In office • Plano
DevOps
Terraform
Azure
CI/CD
AWS
Docker
Kubernetes
Blue-Green Deployment
Platform Engineering
Amazon EKS
Amazon EC2
Amazon S3
IAM
Amazon ECS
Amazon CloudWatch
Apply
≈ $82k – $152k per year (Estimated) • In office • Plano
DevOps
GCP
VMWare
Azure
AWS
Management
ITIL
Apply
In office • Internship • Bachelor's Degree • Plano
Python
JavaScript
TypeScript
C#
C#
.NET
Frontend
React.js
DevOps
Azure
Management
Outlook
Microsoft Office
Apply
See all jobs
This is one of many
1,881,879 more open roles from verified company boards, updated every day.