1,443,753open jobs
85,355companies
221,329added this week
Browse all
Salary
≈ $74k – $152k per year (Estimated)
Location
In office (Sophia Antipolis)
Seniority
Senior · 6+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 10, 2026. First seen by Alion on Oct 5, 2026. Renesas Electronics scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Renesas Electronics is a Japanese semiconductor company formed in 2003 when Hitachi and Mitsubishi Electric combined their chip divisions, later absorbing NEC Electronics as well. It is one of the largest suppliers of microcontrollers in the world and holds a particularly strong position in automotive silicon, where its R-Car processors and body and powertrain controllers sit inside a large share of vehicles built globally. It has spent the past decade buying into analog and connectivity through Intersil, IDT, Dialog and Altium, broadening from bare microcontrollers into complete embedded systems for industrial and internet of things customers.
Backed by Storm Ventures

Looking for an experienced and talented Layout Design Engineer where in the candidate will get to work on a wide range of exciting products such as DC-DC converters, Controllers and Drivers.

Essential Functions:

  • Experienced in all aspects of Analog layout design from block level to full chip with a demonstrated history in driving design innovation and best practices.
  • Should have the ability to work independently with little supervision to floorplan and layout typical analog circuits such as charge pumps, comparators, amplifiers, bandgaps, linear regulators etc take complete ownership to drive all aspects within the committed schedule.
  • Must have deep knowledge in floor planning, leaf cell layout and analog layout matching techniques along with designing for EM and reliability.
  • Must be a natural team player , will collaborate with cross layout teams over the world to deliver high quality layouts.

Minimum Requirements:

  • Bachelor’s or Master’s degree in Electrical and Computer engineering
  • 6+ years in Analog Layout Design and associated flows for DRC, LVS, Packaging

Additional Preferred Qualifications

  • Solid understanding of IC processing (preferably BCD nodes), packaging and production test along with familiarity with advanced IC CAD tools
  • SKILL coding and proficiency in any of the scripting languages such as Python, Perl, TCL etc
  • Expertise in the required CAD tools (Virtuoso XL / Calibre DRC, LVS & PEX / PVS / R3D)
  • Work closely in collaboration with colleagues in design and layout to minimize need for rework.
  • Follow methodology guidelines to ensure easy portability of IP across designs.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,443,753 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Sophia Antipolis
≈ $84k – $171k per year (Estimated) • In office • Full-Time • 10+ years exp • Master's Degree • Grenoble
Python
SystemC
Apply
≈ $60k – $139k per year (Estimated) • In office • Full-Time • 10+ years exp • Grenoble • Paris
Verilog
VHDL
Apply
≈ $64k – $148k per year (Estimated) • In office • Full-Time • 10+ years exp • Grenoble
Verilog
SystemVerilog
Chips/EDA
Synopsys PrimeTime
Cadence Xcelium
Synopsys SpyGlass
Apply
≈ $51k – $143k per year (Estimated) • In office • Internship • Master's Degree • Sophia Antipolis
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
≈ $48k – $136k per year (Estimated) • In office • Internship • Bachelor's Degree • Sophia Antipolis
Verilog
VHDL
Apply
≈ $77k – $155k per year (Estimated) • In office • Full-Time • 4+ years exp • Columbus • Scottsdale • Des Moines
Python
JavaScript
C++
DevOps
GitHub Actions
CI/CD
AWS
Kubernetes
GitHub
Linux
Management
Agile
Apply
≈ $126k – $251k per year (Estimated) • In office • 4+ years exp • Bachelor's Degree • Philadelphia
Python
C++
AI/ML
Pandas
Machine Learning
Apply
≈ $73k – $141k per year (Estimated) • In office • Full-Time • 6+ years exp • Columbus • Scottsdale • Des Moines
Management
Jira
Agile
Apply
≈ $26k – $76k per year (Estimated) • In office • Beijing
Python
Java
Scala
Databases
Apache Kafka
AI/ML
Spark
Flink
Apply
≈ $101k – $202k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Dallas
Python
MATLAB
Apply
≈ $34k – $81k per year (Estimated) • In office • Full-Time • 3+ years exp • Takasaki
Chips/EDA
Cadence Virtuoso
Management
Agile
Apply
≈ $55k – $113k per year (Estimated) • Hybrid • Full-Time • Kodaira
Management
Agile
Apply
≈ $96k – $223k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • Zurich
Python
Verilog
SystemVerilog
AI/ML
LLM
RAG
Management
Agile
Apply
≈ $40k – $92k per year (Estimated) • In office • Full-Time • Athens
Python
C
C++
Assembly
MATLAB
C
GCC
C++
CMake
DevOps
Git
IoT
Zigbee
Management
Agile
Apply
≈ $31k – $86k per year (Estimated) • Hybrid • Internship • Lviv
Python
Verilog
C++
VHDL
Bash
Perl
SystemC
DevOps
Unix
Chips/EDA
UVM
Formal Verification
Management
Agile
Apply
≈ $51k – $143k per year (Estimated) • In office • Internship • Master's Degree • Sophia Antipolis
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
≈ $48k – $136k per year (Estimated) • In office • Internship • Bachelor's Degree • Sophia Antipolis
Verilog
VHDL
Apply
≈ $50k – $140k per year (Estimated) • In office • Internship • Master's Degree • Sophia Antipolis
Python
Verilog
SystemVerilog
Apply
≈ $84k – $197k per year (Estimated) • In office • Full-Time • Nijmegen • Toulouse • Hamburg • Sophia Antipolis
Apply
$41k – $53k per year • In office • Full-Time • 3+ years exp • Sophia Antipolis
Java
C++
DevOps
Linux
Apply
See all jobs
This is one of many
1,443,753 more open roles from verified company boards, updated every day.