1,831,723open jobs
106,820companies
260,555added this week
Browse all
Salary
≈ $141k – $255k per year (Estimated)
Location
In office (Chandler)
Seniority
Senior · 8+ years exp
Visa
H-1B filings in 12 months: 60 · for this role: 23 · green card filings: 30
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Sep 29, 2026. Renesas Electronics scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Renesas Electronics is a Japanese semiconductor company formed in 2003 when Hitachi and Mitsubishi Electric combined their chip divisions, later absorbing NEC Electronics as well. It is one of the largest suppliers of microcontrollers in the world and holds a particularly strong position in automotive silicon, where its R-Car processors and body and powertrain controllers sit inside a large share of vehicles built globally. It has spent the past decade buying into analog and connectivity through Intersil, IDT, Dialog and Altium, broadening from bare microcontrollers into complete embedded systems for industrial and internet of things customers.
Backed by Storm Ventures

ob Description

  • As a Mixed-Signal Verification Engineer, you will be responsible for the verification and modeling of mixed-signal power management devices, including PMICs, battery chargers, switching regulators, and related analog IP. You will work closely with design, systems, verification, CAD, and customer teams to drive successful development, integration, and sign-off of complex mixed-signal power chips.
  • Verification: Lead chip-level verification of analog and mixed-signal circuits using AMS and DMS methodologies, integrating analog behavioral models with digital RTL and UVM-based environments. Develop verification strategies, drive coverage closure, and support product tapeout milestones.
  • Modeling: Create, maintain, and validate behavioral models using SystemVerilog RNM and Verilog-AMS, translating circuit and system requirements into high-performance models suitable for both AMS co-simulation and full-chip DMS verification. Ensure model accuracy through correlation against specifications and schematic references across operating conditions.
  • Verification Plan Development: Develop and execute comprehensive verification and modeling plans with full traceability from design requirements through coverage closure and tapeout sign-off. Track verification readiness and proactively identify risks to product schedules.
  • Debugging: Own debug and root-cause analysis of mixed-signal verification issues, including failing test cases, model inaccuracies, analog-digital interface problems, convergence issues, and simulation performance bottlenecks. Drive resolution across design, modeling, and verification teams.
  • Technical Leadership & Collaboration: Partner with analog and digital designers, system architects, verification engineers, and CAD teams to improve modeling accuracy, simulation efficiency, and verification quality. Participate in architecture and design reviews, influencing design decisions to improve verification effectiveness and reduce project risk.
  • Design Review & Optimization: Participate in design reviews to evaluate circuit topology and design partitioning from a verification and modeling perspective, recommending architectural choices that simplify behavioral modeling, improve simulation convergence, and reduce verification risk. Support silicon validation and root-cause analysis of complex system-level issues by correlating simulation predictions to bench measurements.
  • Documentation: Document verification plans, model validation methodologies, coverage results, and sign-off metrics to ensure clear communication and traceability throughout the product lifecycle.
  • Customer Interaction: Interface directly with external customers to present verification status, review coverage results, address technical questions, and ensure verification deliverables meet product and customer requirements.
  • Education: B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field.
  • Experience: 8-12+ years of experience in mixed-signal verification, AMS/DMS simulation, behavioral modeling, power management IC development, or related semiconductor design activities. Strong experience with switching regulators, battery chargers, PMICs, SystemVerilog, Verilog-AMS, UVM, Cadence Xcelium, Spectre, and mixed-signal verification sign-off methodologies is highly desirable. Experience developing behavioral models and debugging complex analog-digital interactions is a plus.
  • Communication: Strong communication, teamwork, and customer-facing skills, with the ability to effectively collaborate across cross-functional engineering teams and present technical information to both internal and external stakeholders.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,831,723 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Chandler
$210k – $340k per year • Hybrid • Top Secret • Full-Time • Sunnyvale
C++
DevOps
Linux
Apply
≈ $125k – $226k per year (Estimated) • In office • Full-Time • 7+ years exp • Waltham
Python
C++
DevOps
RTOS
CI/CD
Git
Linux
Management
Jira
QA
Pytest
Apply
$181k – $367k per year • In office • Full-Time • 10+ years exp • Sunnyvale
Apply
$147k – $279k per year • In office • Full-Time • 15+ years exp • Bachelor's Degree • Colorado Springs • Durham
Chips/EDA
Synopsys HSPICE
Ansys HFSS
Keysight ADS
Ansys SIwave
Apply
$141k – $285k per year • In office • Full-Time • 6+ years exp • Bachelor's Degree • Sunnyvale
Chips/EDA
Cadence Sigrity
Apply
≈ $156k – $318k per year (Estimated) • In office • Full-Time • 5+ years exp • Chandler • Irving
Python
JavaScript
Java
Node JS
AI/ML
Prompt Engineering
AI Agents
RAG
Multi-Agent Systems
DevOps
GCP
Azure
CI/CD
AWS
Apply
≈ $24k – $43k per year (Estimated) • In office • Chandler
Apply
$139k – $209k per year • In office • Top Secret • Full-Time • 5+ years exp • Bachelor's Degree • Chandler
Python
C++
MATLAB
MATLAB
Simulink
DevOps
Linux
Apply
$40k per year • In office • Full-Time • 1+ year exp • High School Diploma • Chandler
Apply
$90k – $110k per year • In office • Chandler
Apply
See all jobs
This is one of many
1,831,723 more open roles from verified company boards, updated every day.