2,060,428open jobs
121,815companies
245,120added this week
Browse all
Salary
$94k – $144k per year
Location
Hybrid (Cambridge, United Kingdom)
Seniority
Senior
Visa
Licensed UK visa sponsor

Confirmed on the employer's own hiring board on Oct 29, 2026. First seen by Alion on Jun 5, 2026. Riverlane scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Riverlane is a Cambridge company that builds the error correction stack for quantum computers, including the Deltaflow system and the open source Deltakit software platform. It works with quantum hardware makers and hires software engineers, error correction researchers, embedded firmware engineers and product managers. The company is headquartered in Cambridge, England, United Kingdom.

Senior FPGA Engineer - Systems Team 

Cambridge, UK | Full-time | Permanent | Hybrid

Salary: £70,000 to £108,000, DOE

The salary range for this role is broad, as we are able to consider varying levels of experience.  Any offer made will carefully take into account level of experience (including relevant industry experience), transferable relevant skills and previous relevant achievements.

We will also consider part-time applications for this role. Please indicate your preferred working schedule in your cover letter. 

About us

Riverlane’s mission is to master quantum error correction (QEC) and unlock a new age of human progress. From advances in material and climate science, to complex chemistry simulation for new drug design, quantum computers will help humanity solve some of its most important challenges. But without QEC, the industry’s defining technical challenge, such breakthroughs can never be achieved.  Riverlane is the world leader in QEC technology. QEC is a complex problem that requires a range of skills, talent and passion.

Having raised more than $125M in funding to date to accelerate our cutting-edge R&D in quantum error correction (QEC), Riverlane partners with many of the world’s leading quantum hardware providers and government agencies to make fault-tolerant quantum computing a reality. We’re making remarkable progress and growing fast. 

About the role 

Systems Engineering bridges the gap between Riverlane and its customers. They act as the primary technical interface for our customers’ engineers to guide them through product integration and help with troubleshooting complex quantum systems. They are key to securing design wins and driving product development.

As an FPGA Engineer, you will configure our Deltaflow Hardware to connect Quantum Computers to provide low-latency, high throughput systems that perform complex operations in a predictable and guaranteed way.  You will use your knowledge and expertise to adapt the hardware to an ever-changing quantum control system to support scientists that are running quantum experiments.

This is a fantastic opportunity to join Riverlane’s team, that is developing the world’s most advanced quantum error correcting algorithms.  The Riverlane team is a mix of mathematicians, physicists and engineers, working together on a range of exciting and cutting-edge projects.    

What you will do:

Technical pre-Sales:

  • Host Technical Workshops on Riverlane’s QEC Interface
  • Evaluate Customers Control System and Data Communication requirements.

Integration On-Site: End-to-End System Deployment:

  • Writing RTL to adapt to customers control systems and ensure data packets are received correctly.
  • Work with Riverlane’s Quantum Application Team to design experiments to test the system.
  • Benchmark and discover hardware latency limitations.

Troubleshooting and Debugging: Managing Customer Issues:

  • Report issues and help replicate the setup with the QA team in Riverlane.
  • Writing script to debug and trace faults
  • Update verification environment and the test vectors based on data gathered from the experiments that were conducted.

Customer Advocacy: Voice of the Customer to Riverlane Product Team:

  • Highlight the success, issues and trends on customer’s Quantum Systems
  • Feedback key features that will be needed to win current and next generation products

What we need:

  • Experience with state-of-the-art FPGA platforms (e.g. AMD/Xilinx MPSoCs/RFSoCs, Altera Stratix 7 or Stratix 10) 
  • Experience in writing SystemVerilog or VHDL
  • Proven professional experience in at least one of the following areas: 
    • Implementation of modern classical decoders on FPGA e.g. LDPC, turbo-codes; 
    • Implementation of Ethernet and High-Speed Protocols 
    • Implementation of customs protocols and standards.
  • Proven capability to test, debug and improve UVM Verification Environment.
  • Good knowledge of Python and C++
  • Ability to convert product requirements into technical specifications to document and share your work
  • A curious nature and a passion for learning and continuous improvement 
  • Excellent communication skills, with the ability to work both independently and collaboratively as part of a team

Typically, our Senior FPGA Engineers have around 4-8 years of relevant experience, though this can vary by background.

Even better if you have:

  • Experience of working on scientific instrumentation
  • PhD in a relevant subject
  • Good knowledge of quantum mechanics.

What can you expect from us:

  • A comprehensive benefits package that includes an annual bonus plan, private medical insurance, life insurance, and a contributory pension scheme
  • Equity, so that our team can share in the long-term success of Riverlane
  • 28 days annual leave, plus bank holidays and enhanced family leave
  • A diverse work environment that brings together experts in many fields (including software and hardware development, quantum information theory, physics and maths) and over 20 different nationalities
  • A learning environment that encourages individual, team and company growth and development, including a regular programme of learning events and training and conference budgets

How to apply

Please upload a CV and covering letter by clicking 'Apply Now'. Your covering letter should explain why you are applying for the job and what skills and experience you can bring to the role.

We review CVs as we receive them and interview as soon as we have applications that look like a good match. We do not use closing dates. So, please apply as soon as possible to avoid missing out on this role.

If you have any queries, please contact [email protected].

Everyone is welcome at Riverlane. We are an equal opportunities employer and encourage applications from eligible and suitably qualified candidates regardless of age, disability, ethnicity, gender, gender reassignment, religion or belief, sexual orientation, marital or civil partnership status, or pregnancy and maternity/paternity.

Women and other underrepresented groups may be less likely to apply for a role unless they meet all or nearly all of the requirements. If this applies to you, we still encourage you to apply - you may be a great fit, even if you don’t meet every single qualification. We’d love to hear from you.

If you need any adjustments made to the application or selection process so you can do your best, please let us know. We will be happy to help.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,060,428 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Cambridge
Systems Engineer 7 hours ago
≈ $54k – $124k per year (Estimated) · Hybrid · Full-Time · 3+ years exp · Bachelor's Degree · Crawley
SpaceTech
IBM DOORS
Apply
$54k – $80k per year · In office · Full-Time · 8+ years exp · Bachelor's Degree · Crawley
C
C++
C
Embedded C
DevOps
RTOS
CI/CD
Linux
Apply
≈ $54k – $123k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Stevenage
MedTech
Verification & Validation
Apply
RF Engineer 1 day ago
$54k – $87k per year · In office · Full-Time · 5+ years exp · Bachelor's Degree · Templecombe
MATLAB
SpaceTech
IBM DOORS
Apply
$67k – $124k per year · In office · Nationals only · Bachelor's Degree · Liverpool
SystemVerilog
VHDL
MATLAB
Apply
≈ $143k – $264k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Austin
Python
Verilog
SystemVerilog
Perl
DevOps
HPC
Linux
Unix
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys SpyGlass
Synopsys VC Formal
Synopsys PrimePower
Apply
$67k – $90k per year · Hybrid · Full-Time · Bachelor's Degree · Toronto
Python
JavaScript
C++
Frontend
GraphQL
DevOps
Rest API
Management
QuickBooks
Agile
Apply
$110k – $120k per year · In office · 3+ years exp · Bachelor's Degree · Attleboro
Python
SQL
Analytics
Power BI
Design
SolidWorks
AutoCAD
Apply
≈ $57k – $109k per year (Estimated) · In office · Sydney
Python
Game Dev
Unreal Engine
Houdini
Apply
$67k – $90k per year · In office · Full-Time · Bachelor's Degree · Toronto
Python
JavaScript
Kotlin
TypeScript
AI/ML
AI Agents
DevOps
Rest API
Git
Apply
$107k – $134k per year · Hybrid · Bachelor's Degree · Cambridge
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
CI/CD
Apply
$80k – $118k per year · Hybrid · Cambridge
Python
C++
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
$110k per year · Hybrid · Internship · PhD · Boston
Python
C++
SystemVerilog
Apply
$70k – $84k per year · Hybrid · Internship · Bachelor's Degree · Boston
Python
C++
SystemVerilog
Apply
$145k – $205k per year · Hybrid · 5+ years exp · Bachelor's Degree · Boston
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
CI/CD
Apply
≈ $53k – $113k per year (Estimated) · In office · Bristol · Cambridge
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys Verdi
Apply
≈ $56k – $118k per year (Estimated) · In office · Bachelor's Degree · Bristol · Cambridge
Python
SystemVerilog
VHDL
Apply
≈ $56k – $119k per year (Estimated) · In office · Bristol · London · Cambridge
Python
SystemVerilog
DevOps
Git
Chips/EDA
UVM
Apply
Software Engineer 6 hours ago
≈ $88k – $213k per year (Estimated) · Hybrid · Full-Time · Bachelor's Degree · London · Cambridge
Python
Java
SQL
DevOps
Rest API
CI/CD
Git
AWS
Kubernetes
Apply
$40k per year · In office · Part-Time · 1+ year exp · High School Diploma · Cambridge
Apply
See all jobs
This is one of many
2,060,428 more open roles from verified company boards, updated every day.