1,005,333open jobs
59,871companies
166,150added this week
Browse all
Salary
≈ $104k – $205k per year (Estimated)
Location
In office (Seattle)
Seniority
Middle · 3+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 1, 2026. First seen by Alion on Aug 28, 2026.

Overview
Company
Impact
Profile match
Roguebeam develops vertically integrated phased-array systems for radar and communications, from custom silicon to networks of coordinated apertures.

About Roguebeam

Roguebeam is a startup developing advanced phased array systems for communications and radar applications. We design and manufacture complete systems in-house-RF, antenna, PCB, ASIC/digital, and DSP-giving our engineers end-to-end ownership of the technology and a direct line of sight from algorithm to deployed system.

We’re early, we’re growing fast, and the people who join us now will shape both the technology and the company.

The Role

We’re looking for a Digital RTL Engineer to design the digital control, beamforming, and interface logic at the heart of our phased array solutions. As one of our early digital hires, you won’t just execute against a spec handed down to you-you’ll contribute to the architecture and design methodology behind our products and help shape how the team works as it grows.

You’ll own digital RTL design from architecture through synthesis, timing closure, and silicon/FPGA bring-up, working closely with RFIC, antenna, and DSP teams. The decisions you make will ripple through every product we build.

Responsibilities

  • Design and implement digital RTL (SystemVerilog/Verilog) for beamformer control, phase/amplitude control interfaces, calibration logic, high-speed data paths, and system-level digital blocks

  • Drive designs from specification and architecture definition through RTL coding, synthesis, timing analysis, place-and-route support, and silicon/FPGA validation

  • Perform functional simulation, lint, CDC analysis, and timing closure; collaborate on verification planning and coverage

  • Work with RFIC, antenna, and DSP teams to define digital interfaces, control protocols, and system-level requirements

  • Support lab bring-up, debug, and design iteration of fabricated ASICs or FPGA-based prototypes

  • Contribute to design reviews, documentation, and the technical culture of a growing company

Minimum Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field

  • 3-5 years of relevant experience in digital RTL design for ASICs or FPGAs

  • Strong proficiency in SystemVerilog/Verilog and industry-standard tools (e.g., Cadence/Synopsys synthesis & STA, simulation environments, lint/CDC tools)

  • Solid understanding of digital design fundamentals: synchronous design, timing closure, clock-domain crossing, finite-state machines, and high-speed interfaces

Preferred Qualifications

  • MSc or PhD with a focus on digital design, computer architecture, or VLSI

  • Experience designing digital control logic for RF beamformers, phased arrays, or similar high-performance systems

  • Familiarity with high-speed serial interfaces, AXI/APB buses, and low-power design techniques

  • Experience taking designs through synthesis, timing closure, and post-silicon or FPGA validation

  • Background in communications or radar system requirements

  • Exposure to scripting (Python/Tcl) for design automation and flow development

Why Roguebeam

This is a rare ground-floor opportunity. Joining a startup at this stage means your work has a direct, visible effect on whether the company succeeds-and a corresponding upside as we grow. Because we build the entire system in-house, you’ll see your digital designs integrated into real phased arrays and deployed in working systems, not handed off and forgotten. You’ll have real ownership and a seat at the table on technical direction.

This position requires access to information controlled under ITAR/EAR; applicants must be U.S. persons as defined in 22 CFR 120.62.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,005,333 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Seattle
$133k – $160k per year • In office • 3+ years exp • Bachelor's Degree • New York
JavaScript
SQL
C++
Mobile
Dependency Injection
DevOps
Rest API
Linux
Unix
Apply
$126k – $203k per year • Equity • Hybrid • Full-Time • 2+ years exp • Bachelor's Degree • San Jose
Python
Perl
Chips/EDA
Synopsys Design Compiler
Cadence Innovus
Synopsys PrimeTime
Apply
$44k – $185k per year • Equity • Hybrid • Full-Time • Bachelor's Degree • San Jose
Python
Chips/EDA
Cadence Allegro
Apply
$44k – $185k per year • Equity • Hybrid • Full-Time • 2+ years exp • Bachelor's Degree • San Jose
Python
Chips/EDA
Cadence Allegro
Apply
Sr. Firmware Engineer 28 days ago
$160k – $180k per year • Equity • In office • 8+ years exp • Bachelor's Degree • San Jose
Python
Bash
AI/ML
Hadoop
DevOps
HPC
Linux
VLAN
BGP
OSPF
Apply
≈ $16k – $41k per year (Estimated) • In office • Tomsk
Python
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
$69k – $131k per year • In office • Secret • Full-Time • 2+ years exp • Bachelor's Degree • United States
Verilog
SystemVerilog
VHDL
MATLAB
MATLAB
Simulink
DevOps
Git
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Apply
$48k – $87k per year • In office • Secret • Internship • Bachelor's Degree • Huntsville
Rust
Verilog
C++
SystemVerilog
VHDL
DevOps
Linux
IoT
FreeRTOS
Apply
Design Engineer II 8 hours ago
≈ $18k – $41k per year (Estimated) • In office • Full-Time • Noida
Python
C++
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
≈ $46k – $110k per year (Estimated) • In office • Full-Time • Zhubei
Python
SystemVerilog
DevOps
Linux
Unix
Chips/EDA
UVM
Cadence Palladium
Cadence Protium
Management
Jira
Apply
Sr. Radar Engineer 2 days ago
≈ $127k – $238k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Seattle
Python
C++
MATLAB
Robotics
Sensor Fusion
Apply
≈ $80k – $161k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Seattle
Python
Verilog
C
C++
VHDL
C
U-Boot
C++
Protobuf
DevOps
gRPC
RTOS
Prometheus
Git
Cortex
Linux
Chips/EDA
PetaLinux
IoT
FreeRTOS
Apply
≈ $134k – $251k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Seattle
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Apply
Sr. DFT Engineer 9 days ago
≈ $128k – $240k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Seattle
Python
Verilog
SystemVerilog
Chips/EDA
Tessent
Synopsys TestMAX
Apply
≈ $158k – $294k per year (Estimated) • In office • Full-Time • 12+ years exp • Bachelor's Degree • Seattle
Python
Verilog
SystemVerilog
Apply
$187k – $308k per year • Equity • Remote (United States) • Full-Time • 10+ years exp • San Francisco • Austin • Chicago • Seattle
DevOps
gRPC
OpenTelemetry
Datadog
Kustomize
Prometheus
GitLab CI
CI/CD
AWS
Docker
Kubernetes
Platform Engineering
Amazon EKS
Linux
DNS
Cybersecurity
PKI
Apply
$243k – $364k per year • Equity • Remote (United States) • Full-Time • 15+ years exp • Bachelor's Degree • San Jose • Austin • Seattle
Management
Agile
Apply
$200k – $300k per year • Equity • Hybrid • Full-Time • 6+ years exp • Seattle
Rust
C++
DevOps
Splunk
Amazon S3
HPC
Apply
≈ $113k – $237k per year (Estimated) • In office • Full-Time • 3+ years exp • Seattle
Python
SQL
AI/ML
AI Agents
LLM
Human-in-the-Loop
Machine Learning
DevOps
Incident Management
Apply
≈ $44k – $76k per year (Estimated) • In office • 2+ years exp • Seattle
Apply
See all jobs
This is one of many
1,005,333 more open roles from verified company boards, updated every day.