910,250open jobs
55,931companies
152,376added this week
Browse all
Salary
≈ $130k – $244k per year (Estimated)
Location
In office (Seattle)
Seniority
Senior · 7+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Sep 29, 2026. First seen by Alion on Sep 22, 2026.

Overview
Company
Impact
Profile match
Roguebeam develops vertically integrated phased-array systems for radar and communications, from custom silicon to networks of coordinated apertures.

About Roguebeam

Roguebeam is a startup developing advanced phased array systems for communications and radar applications. We design and manufacture complete systems in-house-RF, antenna, PCB, ASIC/digital, and DSP-giving our engineers end-to-end ownership of the technology and a direct line of sight from algorithm to deployed system.

We’re early, we’re growing fast, and the people who join us now will shape both the technology and the company.

The Role

We're looking for a Senior Digital RTL Engineer to own digital control, beamforming, and interface logic at the heart of our phased-array solutions. As one of our early senior digital hires, you will not just execute against a spec-you will contribute to architecture and design methodology, take blocks from concept through silicon or FPGA bring-up, and help shape how the team works as it grows.

You'll own digital RTL design from architecture through synthesis, timing closure, and silicon/FPGA validation, working closely with RFIC, antenna, and DSP teams. The decisions you make will ripple through every product we build.

Responsibilities

  • Design and implement production-quality digital RTL (SystemVerilog/Verilog) for beamformer control, phase/amplitude control interfaces, calibration logic, high-speed data paths, and system-level digital blocks

  • Drive designs from specification and architecture definition through RTL coding, synthesis, timing analysis, place-and-route support, and silicon/FPGA validation

  • Perform functional simulation, lint, CDC analysis, and timing closure; collaborate on verification planning and coverage for your blocks

  • Work with RFIC, antenna, and DSP teams to define digital interfaces, control protocols, and system-level requirements

  • Support lab bring-up, debug, and design iteration of fabricated ASICs or FPGA-based prototypes

  • Improve RTL coding standards, review designs from peers, and mentor more junior engineers as the team grows

  • Contribute to technical strategy, design reviews, documentation, and the digital design methodology

Minimum Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field

  • 7-10 years of relevant experience in digital RTL design for ASICs or FPGAs

  • Strong proficiency in SystemVerilog/Verilog and industry-standard tools (e.g., Cadence/Synopsys synthesis and STA, simulation environments, lint/CDC tools)

  • Solid command of digital design fundamentals: synchronous design, timing closure, clock-domain crossing, finite-state machines, and high-speed interfaces

  • Proven experience taking designs through synthesis, timing closure, and post-silicon or FPGA validation

  • Demonstrated ability to own non-trivial blocks end-to-end and work across RFIC, DSP, and implementation teams

Preferred Qualifications

  • MSc or PhD with a focus on digital design, computer architecture, or VLSI

  • Experience designing digital control logic for RF beamformers, phased arrays, or similar high-performance systems

  • Familiarity with high-speed serial interfaces, AXI/APB buses, and low-power design techniques

  • Background in communications (e.g., 5G/6G, satellite) or radar system requirements

  • Scripting (Python/Tcl) for design automation and flow development

  • Prior work on phased-array or multi-antenna systems from concept through fielded product

Why Roguebeam

This is a rare ground-floor opportunity. Joining a startup at this stage means your work has a direct, visible effect on whether the company succeeds-and a corresponding upside as we grow. Because we build the entire system in-house, you'll see your RTL designs integrated into real phased arrays and deployed in working systems, not handed off and forgotten. You'll have real ownership and a seat at the table on technical direction.

This position requires access to information controlled under ITAR/EAR; applicants must be U.S. persons as defined in 22 CFR 120.62.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
910,250 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Seattle
$148k – $222k per year • In office • 5+ years exp • Bachelor's Degree • Long Beach
Python
Verilog
SystemVerilog
VHDL
SystemC
MATLAB
Chisel
MATLAB
Simulink
AI/ML
Quantization
NumPy
DevOps
CI/CD
Chips/EDA
Vitis
Apply
≈ $97k – $192k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Boise
Python
C++
Management
Jira
Apply
≈ $145k – $264k per year (Estimated) • In office • Full-Time • 5+ years exp • PhD • Boise
Apply
$79k – $118k per year • In office • 2+ years exp • Bachelor's Degree • Duluth
Python
MATLAB
Chips/EDA
LTspice
Analytics
Power BI
Management
Jira
Microsoft Office
Apply
Electrical Engineer 2 3 hours ago
$82k – $122k per year • In office • 2+ years exp • Bachelor's Degree • Duluth
MATLAB
Management
Outlook
Microsoft Office
Apply
≈ $75k – $177k per year (Estimated) • In office • Full-Time • 10+ years exp • Master's Degree • Sophia Antipolis
Python
Verilog
SystemVerilog
Perl
SAS
Chips/EDA
Formal Verification
Apply
≈ $18k – $44k per year (Estimated) • In office • Full-Time • 12+ years exp • Bengaluru
Python
Verilog
C++
SystemVerilog
SystemC
Chips/EDA
UVM
Formal Verification
Apply
≈ $26k – $62k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Pune
Verilog
SystemVerilog
Apply
≈ $54k – $126k per year (Estimated) • In office • Full-Time • 3+ years exp • Master's Degree • Paris
Verilog
SystemVerilog
VHDL
AI/ML
Quantization
Apply
In office • Full-Time • Bachelor's Degree • Hyderabad
Python
Verilog
Apply
≈ $80k – $161k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Seattle
Python
Verilog
C
C++
VHDL
C
U-Boot
C++
Protobuf
DevOps
gRPC
RTOS
Prometheus
Git
Cortex
Linux
Chips/EDA
PetaLinux
IoT
FreeRTOS
Apply
≈ $134k – $251k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Seattle
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Apply
Sr. DFT Engineer 6 days ago
≈ $128k – $240k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Seattle
Python
Verilog
SystemVerilog
Chips/EDA
Tessent
Synopsys TestMAX
Apply
≈ $158k – $294k per year (Estimated) • In office • Full-Time • 12+ years exp • Bachelor's Degree • Seattle
Python
Verilog
SystemVerilog
Apply
Antenna Engineer 1 month ago
≈ $122k – $228k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Seattle
Python
C#
C++
MATLAB
Apply
$292k – $442k per year • Equity • Remote (United States) • Full-Time • 5+ years exp • Seattle • Portland
Apply
$204k – $258k per year • Equity • Remote (United States) • Full-Time • 5+ years exp • Bachelor's Degree • Seattle • Portland
Apply
$243k – $364k per year • Equity • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • San Jose • Seattle • San Diego
Apply
$216k – $323k per year • Equity • Hybrid • Full-Time • 8+ years exp • Bachelor's Degree • Seattle • San Jose
Python
C++
C++
TensorFlow C++
PyTorch C++
AI/ML
Spark
Fine-tuning
RLHF
TensorFlow
PyTorch
LLM
Ray
Synthetic Data
Together AI
SFT
Post-training
Human-in-the-Loop
Machine Learning
Apply
$96k – $144k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • New York • Pasadena • San Francisco • Los Angeles • Portland
Analytics
Microsoft Excel
Apply
See all jobs
This is one of many
910,250 more open roles from verified company boards, updated every day.