2,288,201open jobs
145,408companies
278,674added this week
Browse all
Salary
≈ $130k – $240k per year (Estimated)
Location
In office (Seattle, San Jose)
Seniority
Senior · 7+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 15, 2026. First seen by Alion on Sep 22, 2026.

Overview
Company
Impact
Profile match
Roguebeam develops vertically integrated phased-array systems for radar and communications, from custom silicon to networks of coordinated apertures.
Backed by Space Capital

About Roguebeam

Roguebeam is a startup developing advanced phased array systems for communications and radar applications. We design and manufacture complete systems in-house-RF, antenna, PCB, ASIC/digital, and DSP-giving our engineers end-to-end ownership of the technology and a direct line of sight from algorithm to deployed system.

We’re early, we’re growing fast, and the people who join us now will shape both the technology and the company.

The Role

We're looking for a Senior Digital RTL Engineer to own digital control, beamforming, and interface logic at the heart of our phased-array solutions. As one of our early senior digital hires, you will not just execute against a spec-you will contribute to architecture and design methodology, take blocks from concept through silicon or FPGA bring-up, and help shape how the team works as it grows.

You'll own digital RTL design from architecture through synthesis, timing closure, and silicon/FPGA validation, working closely with RFIC, antenna, and DSP teams. The decisions you make will ripple through every product we build.

Responsibilities

  • Design and implement production-quality digital RTL (SystemVerilog/Verilog) for beamformer control, phase/amplitude control interfaces, calibration logic, high-speed data paths, and system-level digital blocks

  • Drive designs from specification and architecture definition through RTL coding, synthesis, timing analysis, place-and-route support, and silicon/FPGA validation

  • Perform functional simulation, lint, CDC analysis, and timing closure; collaborate on verification planning and coverage for your blocks

  • Work with RFIC, antenna, and DSP teams to define digital interfaces, control protocols, and system-level requirements

  • Support lab bring-up, debug, and design iteration of fabricated ASICs or FPGA-based prototypes

  • Improve RTL coding standards, review designs from peers, and mentor more junior engineers as the team grows

  • Contribute to technical strategy, design reviews, documentation, and the digital design methodology

Minimum Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field

  • 7-10 years of relevant experience in digital RTL design for ASICs or FPGAs

  • Strong proficiency in SystemVerilog/Verilog and industry-standard tools (e.g., Cadence/Synopsys synthesis and STA, simulation environments, lint/CDC tools)

  • Solid command of digital design fundamentals: synchronous design, timing closure, clock-domain crossing, finite-state machines, and high-speed interfaces

  • Proven experience taking designs through synthesis, timing closure, and post-silicon or FPGA validation

  • Demonstrated ability to own non-trivial blocks end-to-end and work across RFIC, DSP, and implementation teams

Preferred Qualifications

  • MSc or PhD with a focus on digital design, computer architecture, or VLSI

  • Experience designing digital control logic for RF beamformers, phased arrays, or similar high-performance systems

  • Familiarity with high-speed serial interfaces, AXI/APB buses, and low-power design techniques

  • Background in communications (e.g., 5G/6G, satellite) or radar system requirements

  • Scripting (Python/Tcl) for design automation and flow development

  • Prior work on phased-array or multi-antenna systems from concept through fielded product

Why Roguebeam

This is a rare ground-floor opportunity. Joining a startup at this stage means your work has a direct, visible effect on whether the company succeeds-and a corresponding upside as we grow. Because we build the entire system in-house, you'll see your RTL designs integrated into real phased arrays and deployed in working systems, not handed off and forgotten. You'll have real ownership and a seat at the table on technical direction.

This position requires access to information controlled under ITAR/EAR; applicants must be U.S. persons as defined in 22 CFR 120.62.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,288,201 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Seattle
In office · Bachelor's Degree · Austin
Apply
In office · 3+ years exp · Master's Degree · Tucson
MATLAB
Apply
In office · 5+ years exp · Master's Degree · Dallas
Chips/EDA
Cadence Virtuoso
Apply
In office · 8+ years exp · Bachelor's Degree · Dallas
Chips/EDA
Cadence JasperGold
Formal Verification
Apply
In office · 5+ years exp · Bachelor's Degree · Dallas
Apply
$196k – $311k per year · In office · Full-Time · 12+ years exp · PhD · Santa Clara
Verilog
SystemVerilog
Perl
Chips/EDA
Xilinx Vivado
Synopsys Verdi
Synopsys HAPS
Apply
≈ $148k – $273k per year (Estimated) · Equity · In office · Full-Time · 5+ years exp · United States
Python
Verilog
C++
SystemVerilog
Perl
AI/ML
LLM
Chips/EDA
Xilinx Vivado
Formal Verification
Synopsys VC Formal
Apply
≈ $246k – $453k per year (Estimated) · In office · 10+ years exp · Master's Degree · Sunnyvale
Python
Verilog
SystemVerilog
MATLAB
Chips/EDA
UVM
Apply
≈ $238k – $438k per year (Estimated) · In office · 10+ years exp · Master's Degree · San Diego
Python
Verilog
SystemVerilog
MATLAB
Chips/EDA
UVM
Apply
$136k – $219k per year · In office · Full-Time · 3+ years exp · PhD · Santa Clara
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
Sr. Radar Engineer 2 months ago
≈ $124k – $228k per year (Estimated) · In office · Nationals only · Full-Time · 5+ years exp · Bachelor's Degree · Seattle
Python
C++
MATLAB
Robotics
Sensor Fusion
Defense
Radar Signal Processing
Apply
Embedded SW Engineer 2 months ago
≈ $80k – $159k per year (Estimated) · In office · Nationals only · Full-Time · 2+ years exp · Bachelor's Degree · Seattle
Python
Verilog
C
C++
VHDL
C
U-Boot
C++
Protobuf
DevOps
gRPC
RTOS
Prometheus
Git
Cortex
Linux
Chips/EDA
PetaLinux
IoT
FreeRTOS
Apply
≈ $135k – $249k per year (Estimated) · In office · Nationals only · Full-Time · 7+ years exp · Bachelor's Degree · Seattle · San Jose
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Apply
Sr. DFT Engineer 2 months ago
≈ $129k – $238k per year (Estimated) · In office · Nationals only · Full-Time · 7+ years exp · Bachelor's Degree · Seattle · San Jose
Python
Verilog
SystemVerilog
Chips/EDA
Tessent
Synopsys TestMAX
Apply
≈ $160k – $296k per year (Estimated) · In office · Nationals only · Full-Time · 12+ years exp · Bachelor's Degree · Seattle · San Jose
Python
Verilog
SystemVerilog
Apply
≈ $175k – $395k per year (Estimated) · In office · Seattle
Python
Verilog
C++
SystemVerilog
Perl
Apply
$159k – $215k per year · Equity · In office · Full-Time · 7+ years exp · Bachelor's Degree · Seattle
Python
Perl
DevOps
CI/CD
Linux
Chips/EDA
Xilinx Vivado
Apply
$42k per year · In office · Internship · Seattle
Apply
$52k per year · In office · Full-Time · Seattle
Apply
$180k – $240k per year · Remote (United States) · Full-Time · 5+ years exp · Seattle
Java
Kotlin
Databases
Databricks
ClickHouse
Apache Kafka
AI/ML
AI Agents
Flink
Agentic Workflows
DevOps
Kubernetes
Apply
See all jobs
This is one of many
2,288,201 more open roles from verified company boards, updated every day.