368,611open jobs
9,439companies
50,719added this week
Browse all
Salary
$210k – $390k per year
Location
In office (San Jose)
Seniority
Senior · 20+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Semiconductor Engineering is a technical media and research organization based in San Jose, California, and founded in 2013. The company provides in-depth news, analysis, and technical papers focused on the design, manufacturing, testing, and integration of advanced semiconductor technologies. It operates as a global information hub for chip engineers and industry professionals, offering newsletters, webinars, and specialized research reports.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Overview

The Sr Application Engineer Architect will serve as a senior technical leader within Cadence’s North America Field Applications Team, driving strategic customer engagements and influencing next-generation EDA & Agentic-AI solutions. This role demands exceptional technical depth, proven leadership, and the ability to align cross-functional teams toward delivering advanced design solutions for leading semiconductor companies.

Key Responsibilities

  • Strategic Leadership: Define and execute technical engagement strategies for top semiconductor design team, ensuring alignment with corporate objectives and customer success metrics.
  • Customer Advocacy: Act as a trusted advisor for executive-level stakeholders, guiding adoption of Cadence’s digital implementation, signoff technologies and AgenticAI features across advanced nodes (3nm and below).
  • Team Development: Lead and mentor a high-performing team of Application Engineers, fostering technical excellence and career growth.
  • Cross-Functional Collaboration: Partner with R&D and Product Engineering to influence tool enhancements based on real-world customer requirements.
  • Innovation & Enablement: Drive complex benchmarks, flow optimizations, and deployment of cutting-edge methodologies for Synthesis, P&R, STA, IR Drop, and power/timing closure.
  • Thought Leadership: Represent Cadence at industry forums, author technical papers, and deliver keynote presentations to position Cadence as a market leader.
  • Operational Excellence: Establish best practices for engagement models, resource planning, and technical escalations to ensure timely and successful project execution.
  • Qualifications
  • 20+ years of experience in IC design implementation and signoff, with demonstrated success in managing large-scale technical programs.
  • BS/MS in Electrical Engineering, Computer Engineering, or related field.
  • Deep expertise in digital design fundamentals, advanced node implementation (3nm and below), and EDA tool ecosystems.
  • Proven track record of leading technical teams and driving customer success at executive levels.
  • Strong proficiency in scripting (Tcl, Python, Perl) and flow customization for design closure.
  • Excellent communication, negotiation, and leadership skills with the ability to influence internal and external stakeholders.
  • Prior experience with Cadence tools (Genus, Innovus, Tempus, Voltus, Conformal, Cerebrus) and competitive solutions highly desirable.

The annual salary range for California is $210,000 to $390,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,611 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
San Jose
$100k – $200k per year • Equity 0.5–5% • In office • Full-Time • 1+ year exp • New York
Python
TypeScript
JavaScript
Python
FastAPI
Databases
DynamoDB
PostgreSQL
AI/ML
Claude
LLM
OpenAI
AI Agents
Frontend
Next.js
Tailwind CSS
React.js
DevOps
AWS
Docker
Vercel
GitHub
Management
Slack
Apply
$120k – $180k per year • Equity 0.2–1.5% • In office • Full-Time • 1+ year exp • San Francisco
Python
AI/ML
AI Agents
ChatGPT
DevOps
Error Budget
Apply
$120k – $250k per year • Equity 0.2–1% • In office • Full-Time • Master's Degree • Seattle
Python
AI/ML
Diffusion Models
Fine-tuning
PyTorch
Self-Supervised Learning
Apply
$20k – $56k per year (Estimated) • Equity 0–0.1% • In office • Full-Time • 3+ years exp • Master's Degree • Bengaluru
MATLAB
Python
Apply
$25k – $42k per year • Equity 0–0.2% • Remote • Full-Time • 3+ years exp
Bash
Go
JavaScript
Python
TypeScript
DevOps
AWS
Azure
CI/CD
Datadog
Docker
GCP
GitHub Actions
GitLab CI
Grafana
Incident Management
Kubernetes
Platform Engineering
Prometheus
Terraform
Amazon CloudWatch
GitHub
GitLab
IAM
Cybersecurity
Least Privilege
Apply
In office • Full-Time • 10+ years exp • Master's Degree • Shanghai
Perl
SystemVerilog
Verilog
Chips/EDA
Cadence Palladium
Cadence Protium
Apply
$78k – $208k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Cork
SystemVerilog
Verilog
Chips/EDA
Formal Verification
Apply
$72k – $183k per year (Estimated) • Equity • In office • Full-Time • 12+ years exp • Bachelor's Degree • Dublin
Apply
$29k – $100k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Belo Horizonte
C#
C++
Java
Rust
AI/ML
Claude
Claude Code
Copilot
AI Agents
DevOps
Git
GitHub
Apply
$65k – $120k per year • Equity • In office • Full-Time • High School Diploma • Montreal
Perl
Python
Ruby
SystemVerilog
Verilog
Chips/EDA
Formal Verification
UVM
Apply
$78k – $130k per year • In office • Full-Time • 4+ years exp • Bachelor's Degree • Cary • San Jose
Analytics
Power BI
Apply
$147k – $265k per year (Estimated) • In office • Full-Time • Folsom • San Jose
Apply
$117k – $255k per year (Estimated) • In office • Full-Time • 8+ years exp • Richardson • Boise • Folsom • San Jose
Verilog
AI/ML
Claude
Apply
$124k – $208k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • Austin • San Jose
C++
Python
SystemVerilog
Chips/EDA
Formal Verification
Apply
$116k – $253k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Boise • San Jose
Apply
See all jobs
This is one of many
368,611 more open roles from verified company boards, updated every day.