Salary
≈ $34k – $73k per year (Estimated)
Location
In office (Noida)
Seniority
Principal
Employment
Full-Time
Overview
Company
Impact
Profile match
Semiconductor Engineering is a technical media and research organization based in San Jose, California, and founded in 2013. The company provides in-depth news, analysis, and technical papers focused on the design, manufacturing, testing, and integration of advanced semiconductor technologies. It operates as a global information hub for chip engineers and industry professionals, offering newsletters, webinars, and specialized research reports.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The STA Product Engineer plays a critical role in driving best-in-class timing analysis solutions by combining deep technical expertise in STA tools and methodologies with strong customer engagement. The role focuses on understanding customer requirements, translating them into precise product specifications, and working closely with R&D to continuously improve tool quality, usability, and deployment success-especially for Tempus Timing Signoff Solution.
Key Responsibilities
- Possess strong hands-on expertise in Static Timing Analysis (STA), including advanced signoff methodologies for timing, SI, OCV/POCV, AOCV, MPW, derates, CDC/clocking, Hierarchical design closure, and constraint modeling.
- Demonstrate in-depth knowledge of STA tools, with a strong focus on Tempus, and good familiarity with industry-standard signoff flows.
- Act as a technical bridge between customers and R&D, capturing customer pain points, use cases, and requirements with clarity and precision.
- Own the creation of detailed and efficient product specifications, ensuring accurate translation of customer needs into implementable engineering requirements.
- Collaborate closely with R&D teams to drive feature development, enhancements, and bug fixes-ensuring timely, high-quality delivery.
- Support tool deployment and customer enablement, including evaluations, benchmarking, flow recommendations, and best-practice guidance.
- Engage with new and existing customers to expand adoption, enable successful signoff deployments
- Actively participate in technical discussions, reviews, and escalations, providing clear, data-backed guidance and resolution.
- Contribute to continuous tool improvement by proactively identifying gaps, proposing enhancements, and validating solutions across real customer designs.
Required Technical Skills
- Strong understanding of STA fundamentals and advanced signoff concepts
- Hands-on experience with Tempus and/or PrimeTime exposure
- Expertise in timing constraints (SDC), clocking architectures, and path-based analysis
- Working knowledge of VLSI design flows (front-end to signoff)
- Ability to analyze complex timing issues and propose scalable, customer-ready solutions
- Scripting skills (Tcl, Python preferred) for automation, analysis, and flow optimization
Customer & Product Engineering Skills
- Excellent customer interaction and communication skills, with the ability to explain complex concepts clearly and confidently
- Strong capability to understand customer requirements deeply, beyond surface-level issues
- Proven experience in requirement gathering, specification writing, and cross-team execution
- Ability to influence both customers and internal teams through technical credibility and clarity
- Experience supporting tool adoption, deployment, and expansion across customer environments
Personal Traits & Work Ethic
- Passionate about VLSI and STA, with a strong drive to learn and go deep into technical details
- Hard-working, inquisitive, and self-driven, with a problem-solving mindset
- A great team player who collaborates effectively across Product, R&D, and Field teams
- Actively engages in knowledge sharing and mentoring
- Enthusiastic, proactive, and committed to product and customer success
- Demonstrates ownership, accountability, and a strong sense of execution
We’re doing work that matters. Help us solve what others can’t.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,746 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Similar stack
Same company
Noida
Palantir Forward Deployed Engineer
1 day ago
≈ $170k – $318k per year (Estimated) • Remote/Hybrid • Full-Time • 12+ years exp • Associate's Degree • Chicago • Milwaukee • Dallas • Columbus • Kirkland
JavaScript
Python
TypeScript
Python
pySpark
AI/ML
Prompt Engineering
Spark
DevOps
AWS
Azure
CI/CD
GCP
Git
Jenkins
GitHub
GitLab
Analytics
ETL/ELT
Apply
I&F Decision Sci Practitioner Analyst
1 day ago
≈ $20k – $49k per year (Estimated) • In office • Full-Time • 3+ years exp • Mumbai
Python
Apply
Operations Analyst Student
1 day ago
Equity • Remote/Hybrid • Part-Time • Bachelor's Degree • Tel Aviv
Python
SQL
AI/ML
AI Agents
Marketing
Salesforce
Apply
ML-Ops Analyst - (Student Position)
1 day ago
Equity • Remote/Hybrid • Part-Time • Master's Degree • Tel Aviv
Python
SQL
AI/ML
AI Agents
Claude
Copilot
Cursor
Scikit-learn
SHAP
XGBoost
Analytics
ETL/ELT
Marketing
Salesforce
Apply
Инженер-тестировщик ПО
1 day ago
≈ $15k – $37k per year (Estimated) • In office • Full-Time • Moscow
C++
Lua
Python
DevOps
VirtualBox
Cybersecurity
Wireshark
Apply
In office • Full-Time • 10+ years exp • Master's Degree • Shanghai
Perl
SystemVerilog
Verilog
Chips/EDA
Cadence Palladium
Cadence Protium
Apply
Principal Design Engineer
4 days ago
≈ $78k – $208k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Cork
SystemVerilog
Verilog
Chips/EDA
Formal Verification
Apply
Staff Network Engineer
4 days ago
≈ $72k – $183k per year (Estimated) • Equity • In office • Full-Time • 12+ years exp • Bachelor's Degree • Dublin
Apply
Software Engineer II: Innovus R&D
4 days ago
≈ $29k – $100k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Belo Horizonte
C#
C++
Java
Rust
AI/ML
Claude
Claude Code
Copilot
AI Agents
DevOps
Git
GitHub
Apply
Lead Digital Verification Engineer
4 days ago
$65k – $120k per year • Equity • In office • Full-Time • High School Diploma • Montreal
Perl
Python
Ruby
SystemVerilog
Verilog
Chips/EDA
Formal Verification
UVM
Apply
Mainframe DB2 System Programmer
6 hours ago
≈ $26k – $69k per year (Estimated) • In office • Full-Time • 9+ years exp • Bachelor's Degree • Bengaluru • Hyderabad • Chennai • Noida
Databases
Db2
IMS
Apply
Sr Engineer II - C++ Developer
6 hours ago
≈ $22k – $57k per year (Estimated) • Remote/Hybrid • Full-Time • 4+ years exp • Noida • Gurgaon
C++
Apply
In office • Full-Time • Noida
C#
SQL
TypeScript
JavaScript
C#
.NET
Databases
Oracle
Frontend
Angular
DevOps
Incident Management
SLI/SLO/SLA
Apply
Director - Business Data Services 3
10 hours ago
≈ $26k – $55k per year (Estimated) • Remote/Hybrid • Full-Time • Bachelor's Degree • Noida
AI/ML
AI Agents
Edge AI
Apply
Director of Engineering
11 hours ago
≈ $28k – $60k per year (Estimated) • In office • Bachelor's Degree • Noida
Java
C#
TypeScript
JavaScript
C#
.NET
Frontend
Angular
React.js
DevOps
AWS
GCP
Apply
This is one of many
368,746 more open roles from verified company boards, updated every day.

