Location
In office (Seoul)
Seniority
Principal
Employment
Full-Time
Overview
Company
Impact
Profile match
Semiconductor Engineering is a technical media and research organization based in San Jose, California, and founded in 2013. The company provides in-depth news, analysis, and technical papers focused on the design, manufacturing, testing, and integration of advanced semiconductor technologies. It operates as a global information hub for chip engineers and industry professionals, offering newsletters, webinars, and specialized research reports.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Overview:
This role will contribute directly to the development and enhancement of AMBA Performance verification and/or Unipro stack products, focusing on protocol functionality, performance, and robustness. Depending on the specific protocol area, the work may involve:
- Implementing AMBA protocol features and state machines
- Enhancing performance and scalability on emulation platforms
- Developing debug, trace, and analysis capabilities
- Working with customers and field teams to resolve issues and deliver solutions related to AMBA (CHI*, ACE, AXI)
Job Responsibilities:
- Designing and implementing protocol functionality in AMBA AVIP
- Developing and debugging BFMs, transactors, and associated software interfaces
- Ensuring correctness, performance, and scalability in emulation and acceleration flows
- Collaborating with cross-functional teams
- Participating in feature bring-up, regression, and release activities
- Supporting customer issues, reproducing problems, and delivering fixes
- GUI based performance analysis tool development
Job Qualifications:
- Strong fundamentals in digital design, computer architecture, and system-level verification
- Experience with hardware description languages (SystemVerilog/Verilog) and/or C/C++
- Understanding of standard interconnect and bus architectures (e.g., AMBA, UFS/Unipro/MPhy)
- Familiarity with emulation, acceleration, or hybrid verification flows is a strong plus
- Good debugging skills using waveforms, logs, and protocol analyzers
- Ability to work across hardware and software boundaries
We’re doing work that matters. Help us solve what others can’t.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,530 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Similar stack
Same company
Seoul
$100k – $500k per year • In office • Full-Time • 1+ year exp • Fort Collins
C++
Python
SystemVerilog
Cython
C++
CMake
Cython
PyBind11
AI/ML
ChatGPT
Claude
Copilot
Edge AI
Chips/EDA
Synopsys ZeBu
Apply
Senior Flight Software Engineer
2 days ago
≈ $140k – $253k per year (Estimated) • In office • 5+ years exp • Long Beach
C++
Rust
C++
Protobuf
AI/ML
Human-in-the-Loop
DevOps
CI/CD
Vector
Apply
Инженер-разработчик СВЧ устройств
2 days ago
≈ $22k – $52k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Moscow
Verilog
VHDL
Chips/EDA
Altium Designer
Apply
Программист С, С++
2 days ago
$14k per year (net) • In office • Full-Time • Rostov-on-Don
C++
Python
C++
CMake
DevOps
GitHub
Apply
Quantitative Researcher
2 days ago
≈ $25k – $58k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Moscow
C++
Python
AI/ML
Pandas
XGBoost
Analytics
Plotly
Apply
In office • Full-Time • 10+ years exp • Master's Degree • Shanghai
Perl
SystemVerilog
Verilog
Chips/EDA
Cadence Palladium
Cadence Protium
Apply
Principal Design Engineer
4 days ago
≈ $78k – $208k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Cork
SystemVerilog
Verilog
Chips/EDA
Formal Verification
Apply
Staff Network Engineer
4 days ago
≈ $72k – $183k per year (Estimated) • Equity • In office • Full-Time • 12+ years exp • Bachelor's Degree • Dublin
Apply
Software Engineer II: Innovus R&D
4 days ago
≈ $29k – $100k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Belo Horizonte
C#
C++
Java
Rust
AI/ML
Claude
Claude Code
Copilot
AI Agents
DevOps
Git
GitHub
Apply
Lead Digital Verification Engineer
4 days ago
$65k – $120k per year • Equity • In office • Full-Time • High School Diploma • Montreal
Perl
Python
Ruby
SystemVerilog
Verilog
Chips/EDA
Formal Verification
UVM
Apply
In office • Full-Time • Seoul
Apply
Apply
Senior Network Engineer, Infrastructure
1 day ago
In office • Full-Time • 5+ years exp • Bachelor's Degree • Seoul
Python
DevOps
AWS
CI/CD
GCP
Marketing
Salesforce
Apply
Apply
Software Engineer, Kernel Programming
1 day ago
In office • Contractor • Bachelor's Degree • Seoul
AI/ML
Mamba
Multimodal AI
TPU
Apply
This is one of many
368,530 more open roles from verified company boards, updated every day.

