394,870open jobs
13,845companies
76,904added this week
Browse all
Salary
$74k – $181k per year (Estimated)
Location
In office (Cambridge)
Seniority
Senior · 3+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
SiFive is an American semiconductor company founded in 2015 by the Berkeley researchers who created the RISC-V instruction set, and it designs processor cores that others license and build into their own chips. Its business is an alternative to Arm: because RISC-V is an open standard rather than a proprietary architecture, customers can extend the instruction set for their own workloads without negotiating with the architecture owner, which has drawn interest from companies building custom artificial intelligence and automotive silicon. Headquartered in Santa Clara, it licenses cores to chipmakers, cloud operators and defence customers rather than manufacturing anything itself.

About SiFive

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.

Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time.

Are you ready?

To learn more about SiFive’s phenomenal success and to see why we have won theGSA’s prestigious Most Respected Private Company Award(for the fourth time!), check out ourwebsite andGlassdoor pages.

Job Description:

The Role

As a CPU Microarchitecture/RTL design engineer at SiFive, you will be part of a team of engineers who are passionate about designing industry-leading CPU cores, based on the revolutionary open-source RISC-V architecture. We are looking for people who are as excited as we are about working in a fast-paced dynamic environment to bring new hardware IP to market quickly, with high quality and exceptional performance.

Responsibilities

  • Architect, design and implement new features, performance improvements, and ISA extensions in RISC-V CPU core generators using Chisel.

  • Integrate new design content into SiFive’s Chisel/FIRRTL framework and contribute to improvements to that framework to enable automatic configuration/generation of documentation, verification testbenches and tests, and packaged software.

  • Perform initial sandbox verification, and work with the design verification team to create and execute thorough verification test plans.

  • Work with the physical implementation team to implement and optimize physical design to meet frequency, area, and power goals.

  • Collaborate with the performance modeling team for performance exploration and optimization to meet performance goals.

  • Microarchitecture development and specification. Ensure that knowledge is shared via great documentation and participation in a culture of collaborative design.

Requirements

  • BS/MS degree in computer science, computer engineering, electrical engineering or related field, or equivalent experience.

  • 3+ years of design experience.

  • Academic or professional experience with CPU RTL design.

  • Proficiency in hardware (RTL) design in Verilog, System Verilog, or VHDL.

  • Strong software engineering skills/background, including:

    • Object-oriented, aspect-oriented, and particularly functional programming

    • Templated metaprogramming, in any language

    • Compiler infrastructures, particularly for domain-specific languages

    • Data modeling, particularly intermediate representations for optimizing or transforming compiler passes

    • Test-driven development, particularly ability to write adaptive unit tests

  • Attention to detail and a focus on high-quality design.

  • Ability to work well with others and share the belief that engineering is teamwork

Nice-to-haves

  • Experience with Scala/Chisel, Bluespec, or some other language/DSL for expressing configurable hardware via software.

  • Knowledge of RISC-V architecture.

  • Expertise in CPU processor designs in one or more of the following areas is a plus: instruction fetch; instruction decode; register renaming and instruction scheduling; vector units; load-store unit.

  • Knowledge of verification principles, testbenches, UVM, and coverage.

  • Experience with Git/Github, Jira, Confluence.

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

United Kingdom

Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.

SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
394,870 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Cambridge
$115k – $228k per year (Estimated) • Remote/Hybrid • 6+ years exp • Bachelor's Degree • Scottsdale
MATLAB
SystemVerilog
TCL Scripting
Verilog
VHDL
MATLAB
Simulink
AI/ML
Claude
Claude Code
Copilot
Cursor
Quantization
DevOps
Git
GitHub
Chips/EDA
HDL Coder
Xilinx Vivado
Management
WhatsApp
Apply
$110k – $219k per year (Estimated) • Equity • Remote/Hybrid • 6+ years exp • Bachelor's Degree • Boston
MATLAB
SystemVerilog
TCL Scripting
Verilog
VHDL
MATLAB
Simulink
AI/ML
Claude
Claude Code
Copilot
Cursor
Quantization
DevOps
Git
GitHub
Chips/EDA
HDL Coder
Xilinx Vivado
Management
WhatsApp
Apply
$84k – $163k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Folsom
SystemVerilog
Verilog
Chips/EDA
UVM
Apply
$65k – $174k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Erlangen
SystemVerilog
VHDL
DevOps
CI/CD
Chips/EDA
Xilinx Vivado
Apply
$61k – $148k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Erlangen
C++
Python
SystemVerilog
VHDL
DevOps
CI/CD
Apply
$206k – $251k per year • In office • Full-Time • 5+ years exp • Master's Degree • Santa Clara • Hsinchu • Austin • Bengaluru • Berkeley
Apply
Remote/Hybrid • Full-Time • 2+ years exp • Master's Degree • Cambridge
Chisel
SystemVerilog
Verilog
VHDL
Apply
In office • Full-Time • 7+ years exp • Master's Degree • Cambridge • Austin • Boston
Chisel
Scala
SystemVerilog
Verilog
VHDL
DevOps
Git
Chips/EDA
FIRRTL
Management
Confluence
Jira
Apply
In office • Full-Time • 7+ years exp • Master's Degree • Cambridge • Austin • Boston
Chisel
Scala
SystemVerilog
Verilog
VHDL
DevOps
Git
Chips/EDA
FIRRTL
Management
Confluence
Jira
Apply
Staff Engineer 10 days ago
In office • Full-Time • 7+ years exp • Bachelor's Degree • Ahmedabad
Python
SystemVerilog
Chips/EDA
Formal Verification
UVM
Apply
Team Leader 1 day ago
$122k – $221k per year (Estimated) • In office • Part-Time • Cambridge
Apply
$98k – $206k per year (Estimated) • Remote • Internship • Cambridge
Python
SQL
DevOps
Docker
Kubernetes
Cybersecurity
GDPR
Analytics
ETL/ELT
Marketing
LinkedIn
X (Twitter)
YouTube
Apply
Remote/Hybrid • Internship • Cambridge
Apply
Remote/Hybrid • Full-Time • Bachelor's Degree • Cambridge
Apply
$95k – $172k per year (Estimated) • In office • Cambridge
C++
Python
DevOps
CI/CD
Kubernetes
Apply
See all jobs
This is one of many
394,870 more open roles from verified company boards, updated every day.