2,065,877open jobs
122,315companies
241,475added this week
Browse all
Salary
≈ $49k – $112k per year (Estimated)
Location
In office (Tokyo)
Seniority
Senior · 5+ years exp

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Oct 16, 2026.

Overview
Company
Impact
Profile match
SiTime makes silicon timing devices that replace traditional quartz oscillators. Its resonators are more resilient to shock, vibration and temperature swings. Communications, automotive and mobile customers use them for precision clocking.
Backed by NEA

About SiTime

SiTime is the Precision Timing company.

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com.

Job Summary

As a Sr. Verification Engineer, you will be part of a team developing MEMS timing ICs. It is not necessary to meet all job requirements to be a qualified candidate for the position. 

Responsibilities:

    • Developing SV-RNM models for both analog and mixed-signal circuits  
    • Developing verification plan from chip or block specifications  
    • Developing UVM-based verification environment (scoreboards, monitors, sequencers, etc.)
    • Developing digital-top verification in System Verilog  
    • Defining and writing System Verilog Assertions (SVA) 
    • Defining and writing functional coverages and covergroups
    • Running simulations and debugging simulation results 
    • Reviewing verification results for Tape-out sign-off   
    • Communicating with stakeholders (design/test/verification) to facilitate teamwork and efficient sharing of information and exchange of ideas

 Minimum Requirements: 

    • MS (BS) degree in electrical/computer engineering or related fields with 5 (8) years of work experience doing verification in the semiconductor industry  
    • Good verbal and written communication skills in English
    • Proficient in SystemVerilog and SystemVerilog OOP
    • Fluency in utilizing scripting languages such as Perl / Python
    • Proficient (through work experience) in verification using UVM
    • Strong experience writing SystemVerilog Assertions (SVA)
    • Understanding of Analog schematic and experience with Cadence Virtuoso 
    • Basic understanding of digital design using Verilog
    • Ability to communicate and work effectively with geographically dispersed teams of mixed-signal, digital design and analog design engineers 
    • Ability to work independently and drive solutions to challenging problems 

Desired Qualification: 

    • Experience with generating functional models for analog blocks using SystemVerilog RNM, Wreal (V-AMS), or similar techniques   
    • Experience with UVM-AMS methodology
    • Solid experience with Formal Property Verification (FPV)
    • Programming experience writing OOP code in C++  
    • Excellent written and verbal communication skills in English 
    • Experience with performing analog mixed-signal verification
    • Proven track record in working well with others in fast-paced and collaborative work environment
    • Knowledge of analog design
    • Knowledge of synthesizable digital design 
    • Experience working on verification of datapath designs including filters

Compensation Range: 

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.

In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals-reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

SiTime is committed to providing equal employment opportunities to all employees and applicants. Employment decisions are based on qualifications, merit, and business needs. We do not discriminate on the basis of any characteristic protected by applicable law.

Learn More about SiTime:  Review the Get to Know SiTime  section of our career page to explore our culture, values, and what makes us unique. 

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,065,877 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Tokyo
硬件工程师 1 day ago
$18k – $30k per year · In office · Full-Time · Qingdao
Apply
$18k – $31k per year · In office · Full-Time · Qingdao
Apply
嵌入式工程师 1 day ago
$45k – $72k per year · In office · Full-Time · Zhengzhou
Apply
$192k – $269k per year · Equity · Remote (United States) · Nationals only · Full-Time · 4+ years exp · Bachelor's Degree · San Diego
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Synopsys PrimeTime
Synopsys HSPICE
Synopsys Fusion Compiler
Cadence Tempus
Synopsys FineSim
Siemens Eldo
Apply
$192k – $269k per year · Equity · In office · Nationals only · Full-Time · 5+ years exp · Bachelor's Degree · Huntsville · Seattle
Apply
In office · Full-Time · 2+ years exp · Bachelor's Degree · Fukuoka · Tokyo
Apply
$29k – $46k per year · In office · Full-Time · Tokyo
Design
Adobe Photoshop
Figma
Management
Confluence
Apply
APAC Tax Manager 1 day ago
≈ $54k – $119k per year (Estimated) · In office · Full-Time · 5+ years exp · Tokyo
Apply
$38k – $65k per year · In office · Full-Time · Tokyo
Apply
$38k – $59k per year · In office · Full-Time · Tokyo
Design
Figma
FigJam
Apply
See all jobs
This is one of many
2,065,877 more open roles from verified company boards, updated every day.