Location
In office (Bengaluru)
Experience
5+ years exp
First seen by Alion on Nov 12, 2026.
Overview
Company
Impact
Profile match
About Us Discover Our Story: Learn More About Who We Are About us Choose The Best Semiconductor Company SmartSoC Solutions is a leading Product Engineering company with specialization in Semiconductor, Embedded, Artificial Intelligence and Automotive domains.
We are looking for a skilled LEC Engineer with hands-on experience in Logical Equivalence Checking using Cadence Conformal. The candidate will be responsible for setting up LEC flows, performing equivalence checks, debugging mismatches, and ensuring logical consistency between RTL and synthesized netlists.
Key Responsibilities:
- Set up, configure, and execute Logical Equivalence Checking (LEC) flows using Cadence Conformal.
- Perform RTL-to-gate-level and gate-to-gate equivalence checking.
- Debug and resolve equivalence failures, mismatches, and non-equivalent compare points.
- Analyze RTL, synthesized netlists, and formal verification reports.
- Configure tool settings, constraints, libraries, and design setup files.
- Identify and resolve issues related to synthesis transformations, naming mismatches, and design optimizations.
- Collaborate with RTL design, synthesis, and physical design teams to resolve functional equivalence issues.
- Automate and improve LEC flows using scripting languages such as Tcl, Perl, or Python.
- Ensure successful LEC sign-off for block-level and/or full-chip designs.
Required Skills:
- Hands-on experience with Cadence Conformal for Logical Equivalence Checking.
- Strong experience in LEC flow setup, configuration, execution, and debugging.
- Knowledge of RTL-to-netlist and gate-to-gate equivalence verification.
- Understanding of Verilog/SystemVerilog and synthesized netlists.
- Familiarity with synthesis concepts, including logic optimization, retiming, and design transformations.
- Ability to analyze LEC reports and troubleshoot equivalence failures.
- Scripting knowledge in Tcl, Perl, or Python.
Preferred Qualifications:
- Experience with formal verification methodologies and semiconductor ASIC/SoC design flows.
- Exposure to synthesis tools and RTL design/debugging.
- Understanding of low-power design techniques, scan insertion, and DFT-related transformations.
- Experience in block-level or full-chip LEC sign-off.
Education:
Bachelor's or Master's degree in Electronics, Electrical Engineering, VLSI, or a related field.
Skills
Cadence Conformal, Conformal, Gate-Level, LEC, Logical Equivalence Checking, Netlist, RTL
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,235,045 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Bengaluru
Senior ASIC Validation Engineer
1 hour ago
In office · 2+ years exp · Bengaluru
Python
C++
DevOps
CI/CD
Git
Linux
Management
Jira
Apply
In office · 2+ years exp · Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
Peripherals Design Verification - Staff Engineer
3 hours ago
In office · 4+ years exp · Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
Staff Engineer Design
8 hours ago
In office · 6+ years exp · Bachelor's Degree · Bengaluru
Python
Verilog
C++
VHDL
SystemC
Apply
Engineer-Firmware
10 hours ago
In office · 4+ years exp · Pune
C++
DevOps
RTOS
Bitbucket
GitHub
Robotics
EtherCAT
CANopen
IoT
MQTT
OPC UA
Management
Agile
Waterfall
SpaceTech
FMEA
Apply
Physical Design Engineer
7 hours ago
In office · Full-Time · 5+ years exp · Bachelor's Degree · Bengaluru
Apply
Software Engineer - Middle Office Applications
6 hours ago
In office · Full-Time · 5+ years exp · Bengaluru
Python
Java
SQL
C++
DevOps
Datadog
AWS
GitHub
Apply
Apply
Apply
Assurance Manager - Real Estate
6 hours ago
≈ $13k – $30k per year (Estimated) · In office · Full-Time · 7+ years exp · Bachelor's Degree · Bengaluru
Analytics
Microsoft Excel
Apply
This is one of many
2,235,045 more open roles from verified company boards, updated every day.

