1,466,394open jobs
87,697companies
230,126added this week
Browse all
Salary
≈ $17k – $38k per year (Estimated)
Location
In office (Greater Noida)
Seniority
Middle · 3+ years exp

Confirmed on the employer's own hiring board on Oct 11, 2026. First seen by Alion on Aug 3, 2026. STMicroelectronics scores B on the Alion truth index.

Overview
Company
Impact
Profile match
STMicroelectronics is a European semiconductor company headquartered in Geneva that designs and manufactures microcontrollers, sensors, power and analog chips, and imaging devices for automotive, industrial, personal electronics and communications markets. Formed in 1987 from the merger of SGS Microelettronica and Thomson Semiconducteurs and listed in Paris, Milan and New York, it employs people of more than 115 nationalities in 40 countries, with fabs and sites in Crolles, Grenoble, Agrate Brianza, Catania, Singapore, Muar and Calamba. It hires process and validation engineers, facilities and NPI engineers, test operators, HR partners and engineering interns.
Backed by Omnes Capital

OUR STORY

At STMicroelectronics, we believe in the power of technology to drive innovation and make a positive impact on people, businesses, and society. As a global semiconductor company, our advanced technologies and chips form the hidden foundation of the world we live in today.

When you join ST, you will be part of a global business with more than 115 nationalities, present in 40 countries, and comprising over 50,000 diverse and dedicated creators and makers of technology around the world.

Developing technologies takes more than talent: it takes amazing people who understand collaboration and respect. People with passion and the desire to disrupt the status quo, drive innovation, and unlock their own potential.

Embark on a journey with us, where you can innovate for a future that we want to make smarter and greener, in a responsible and sustainable way. Our technology starts with you.

About the Role

We are looking for a Digital Design Engineer to join our R&D team and contribute to our AI accelerator development roadmap.

The role involves work across hardware design, modeling, specification, architecture exploration, implementation, and verification.

Key Responsibilities

Compute Datapath Design & Microarchitecture

  • Architect and implement high-throughput compute datapaths for neural network primitives
  • Integrate compute blocks with SRAM banks, register files, and external memory interfaces (e.g AXI)

HW/SW Co-Design & Performance Modeling

  • Collaborate with compiler and ML teams to map models onto hardware efficiently

RTL Development & Verification Collaboration

  • Implement RTL in SystemVerilog/Verilog with a focus on modular, parameterized, and reusable design.
  • Perform verification tasks on the blocks designed, including testbench support, functional checks, and debug
  • Work closely with DV teams to define coverage for complex dataflow scenarios.

Physical Implementation Support

  • Drive lint, synthesis, and STA flows.
  • Collaborate with physical design teams to ensure timing closure for deeply pipelined and high-frequency compute blocks.

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
  • 3-4 years of experience in RTL design and microarchitecture (ASIC or high-end FPGA).
  • Strong expertise in SystemVerilog/Verilog.
  • Deep understanding of pipelined datapath design, memory hierarchy, and high-performance digital systems.
  • Familiarity with EDA tools such as Questa, SpyGlass, Design Compiler, and STA tools.

Preferred / Bonus Qualifications

  • Experience designing AI/ML accelerators
  • Proficiency in Python for modeling, testbench development, or hardware generation (e.g., Cocotb, PyRTL).
  • Knowledge of quantization techniques and low-precision formats.
  • Familiarity with ML frameworks (PyTorch, TensorFlow) and compiler stacks.

R&D Mindset & Collaboration

  • Demonstrate a strong research-oriented mindset with the ability to explore ambiguous problem spaces, prototype new ideas, and iterate quickly based on empirical results.
  • Be self-motivated, flexible, and adaptable in a dynamic R&D environment where priorities and technical directions may evolve.
  • Show curiosity, ownership, and initiative in driving topics forward from concept to implementation.
  • Contribute across multiple phases of development, from specification and architectural exploration to implementation and verification.
  • Collaborate effectively with multidisciplinary teams

ST is proud to be one of the 17 companies certified as a 2025 Global Top Employer and the first and only semiconductor company to achieve this distinction. ST was recognized in this ranking thanks to its continuous improvement approach and stands out particularly in the areas of ethics & integrity, purpose & values, organization & change, business strategy, and performance.

At ST, we endeavor to foster a diverse and inclusive workplace, and we do not tolerate discrimination. We aim to recruit and retain a diverse workforce that reflects the societies around us. We strive for equity in career development, career opportunities, and equal remuneration. We encourage candidates who may not meet every single requirement to apply, as we appreciate diverse perspectives and provide opportunities for growth and learning. Diversity, equity, and inclusion (DEI) is woven into our company culture.

To discover more, visit st.com/careers.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,466,394 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Greater Noida
≈ $17k – $40k per year (Estimated) • In office • Bachelor's Degree • Noida
Python
C
C++
Bash
C
U-Boot
DevOps
Ansible
Debian
Git
Ubuntu
Linux
TCP/IP
Apply
≈ $15k – $35k per year (Estimated) • In office • Full-Time • 7+ years exp • Coimbatore
Apply
≈ $15k – $35k per year (Estimated) • In office • Full-Time • 7+ years exp • Coimbatore
Apply
≈ $15k – $35k per year (Estimated) • In office • Full-Time • 7+ years exp • Coimbatore
Apply
≈ $21k – $48k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Bengaluru
SystemVerilog
Apply
Data Engineer 1 hour ago
In office • 4+ years exp • Bachelor's Degree
Python
SQL
Analytics
Power BI
ETL/ELT
Apply
≈ $36k – $85k per year (Estimated) • Hybrid • Sofia
Python
SQL
AI/ML
NumPy
Time Series Forecasting
Robotics
Digital Twin
Apply
≈ $24k – $47k per year (Estimated) • In office • Internship • Bachelor's Degree • Apodaca
Python
SQL
PowerShell
C#
DevOps
Azure DevOps
GitHub Actions
Azure
CI/CD
Git
GitHub
Apply
≈ $16k – $36k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Pune
Python
SQL
C#
C#
.NET
Databases
PostgreSQL
Databricks
SQLite
Azure Cosmos DB
DevOps
Azure DevOps
Pulumi
Azure
CI/CD
Git
Cybersecurity
SonarQube
Management
Agile
Apply
Lead Engineer 1 hour ago
In office • 8+ years exp • Master's Degree • Pune
Python
C++
Apply
≈ $27k – $56k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Greater Noida
Python
SystemVerilog
Perl
Chips/EDA
UVM
Cadence JasperGold
Formal Verification
Apply
≈ $24k – $56k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Greater Noida
Python
SystemVerilog
Perl
Chips/EDA
Cadence Xcelium
UVM
Cadence JasperGold
Formal Verification
Apply
≈ $24k – $57k per year (Estimated) • In office • 4+ years exp • Greater Noida
Verilog
SystemVerilog
Chips/EDA
Cadence Xcelium
Synopsys SpyGlass
Cadence JasperGold
Apply
≈ $24k – $57k per year (Estimated) • In office • Greater Noida • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Cadence Xcelium
Synopsys SpyGlass
Cadence JasperGold
Apply
≈ $28k – $58k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Greater Noida • Bengaluru
Python
Verilog
SystemVerilog
VHDL
AI/ML
Computer Vision
DevOps
Linux
Unix
Chips/EDA
Cadence Xcelium
Siemens QuestaSim
UVM
Cadence vManager
Apply
≈ $27k – $56k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Greater Noida
Python
SystemVerilog
Perl
Chips/EDA
UVM
Cadence JasperGold
Formal Verification
Apply
≈ $24k – $57k per year (Estimated) • In office • Greater Noida • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Cadence Xcelium
Synopsys SpyGlass
Cadence JasperGold
Apply
≈ $24k – $56k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Greater Noida
Python
SystemVerilog
Perl
Chips/EDA
Cadence Xcelium
UVM
Cadence JasperGold
Formal Verification
Apply
≈ $24k – $57k per year (Estimated) • In office • 4+ years exp • Greater Noida
Verilog
SystemVerilog
Chips/EDA
Cadence Xcelium
Synopsys SpyGlass
Cadence JasperGold
Apply
≈ $19k – $50k per year (Estimated) • Remote (India) • Full-Time • Hyderabad • Pune • Chennai • Greater Noida
Analytics
Power BI
Apply
See all jobs
This is one of many
1,466,394 more open roles from verified company boards, updated every day.