1,831,290open jobs
105,464companies
270,100added this week
Browse all
Salary
≈ $74k – $129k per year (Estimated)
Location
In office (London)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Sep 30, 2026. Sydney Quantum Academy scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Sydney Quantum Academy’s vision is to build a quantum-ready Australia. Collaborating with academia, industry and government, SQA will harness Sydney’s collective quantum expertise to develop diverse talent and a globally recognised quantum ecosystem.

About The Role and Team

Quantum Motion is a fast-growing quantum computing start-up based in London. We are developing quantum processors based on industrial-grade silicon chips, with the potential to radically transform computing power in areas such as materials modelling, medicine, artificial intelligence, and cybersecurity. We operate out of state-of-the-art cryogenic facilities in Islington and bring together an outstanding interdisciplinary team spanning quantum physics to IC design.

Our Team

Since 2021 our team has been listed every year in the “Top 100 Startups worth watching” in the EE Times, and our technology breakthroughs have been featured in The Telegraph, BBC, and the New Statesman. Our founders are internationally renowned researchers from UCL and Oxford University who have pioneered the development of qubits and quantum computing architectures. Our chairman is the co-founder of Cadence and Synopsys, the two leading companies in the area of Electronic Design Automation. We are backed by a world-class group of investors including Bosch Ventures, Porsche SE, Sony Innovation Fund, Oxford Science Enterprises, INKEF Capital, and Octopus Ventures.

We bring together the brightest quantum engineers, integrated circuit (IC) engineers, quantum computing theoreticians, and software engineers to create a unique, world-leading team, working closely together to maximize our combined expertise. Our collaborative and interdisciplinary culture is an ideal fit for anyone who thrives in a cutting-edge research and development environment focused on tackling big challenges and contributing to the development of scalable quantum computers based on silicon technology.

Our team of 100+ is based across London, Sydney, San Sebastian & Maryland (US) with our main hub in our Islington lab.

Functions of the Role

The primary function of this position will be to architect, build, and maintain our custom process design kits (PDKs) and physical verification enablements. In this role, you will sit within the IC Design team, serving as the critical bridge between foundry technologies, custom cryogenic silicon devices, and our circuit design group.

You will create custom PDK components from scratch and enable novel silicon spin-qubit and cryo-CMOS circuit design methodologies. No prior background in quantum physics is required.

  • Development of custom PDK elements from scratch, including Schematic symbols, Layout SKILL PCells, and custom DRC and LVS decks.
  • Development, qualification, and maintenance of custom Calibre SVRF rule decks tailored for non-standard layout constraints and cryogenic CMOS layout considerations.
  • Integrate tier-1 foundry PDKs into Cadence Virtuoso, creating customized library extensions, layer maps, and device callbacks.
  • Work closely with IC designers and layout engineers to establish best practices for physical verification and layout automation.
  • Document own work for peer review and evaluate the layout and enablement work of other team members.

Experience - Essentials

  • Industry degree qualification in Electronic Engineering, IC Layout, Computer Science, or a related physical science/engineering field.
  • 5+ years of hands-on industry experience in IC PDK Development and PDK enablement flow management.
  • Demonstrated proficiency in Cadence SKILL PCell coding and Virtuoso PDK customization.
  • Demonstrated proficiency in Siemens Calibre Physical Verification tools and SVRF Rule writing (specifically for DRC and LVS decks).
  • Proven hands-on experience in complex DRC and LVS error debugging within analog/mixed-signal or custom digital layout environments.
  • Strong analytical and problem-solving skills with a high level of self-management, self-motivation, and willingness to engage actively in peer code and layout reviews.
  • Excellent verbal and written communication skills to collaborate effectively across multidisciplinary physics and IC engineering teams.

Experience - Desirable

  • Demonstrated experience with advanced deep-submicron CMOS nodes (40nm, 28nm, or below), including familiarity with layout-dependent effects (LOD, WPE, OSE, etc.).
  • Expert knowledge of the Cadence Virtuoso Design Environment and Cadence SKILL / SKILL++ programming.
  • Expert knowledge of the Siemens Calibre Physical Verification Environment.
  • Familiarity with MOSFET device modeling integration (e.g., BSIM, Verilog-A) or cryogenic device enablement.
  • General awareness or curiosity regarding semiconductor quantum dots or silicon spin qubit fundamentals.

Benefits

  • Be part of a creative, world-leading team
  • Competitive salary and share options scheme
  • Contributory pension scheme
  • Private Medical Insurance
  • Life Assurance
  • Cycle-to-work Scheme
  • Flexible working
  • Central London location (Islington)

EEO Statement

Quantum Motion is committed to providing equal employment opportunity and does not discriminate based on age, sex, sexual orientation, gender identity, race, colour, religion, disability status, marital status, pregnancy, gender reassignment, or any other protected characteristics covered by the Equality Act 2010.

Internal Job Reference Number

HRS - 81
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,831,290 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
London
≈ $70k – $122k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Cambridge
MATLAB
Chips/EDA
UVM
Apply
≈ $61k – $106k per year (Estimated) • Hybrid • Full-Time • 8+ years exp • Bachelor's Degree • Stansted • Bristol
Apply
≈ $81k – $144k per year (Estimated) • In office • Bristol
Apply
Design Team Leader 2 days ago
≈ $80k – $144k per year (Estimated) • Hybrid • Full-Time • Cambridge
Verilog
C++
SystemVerilog
SystemC
Chips/EDA
UVM
Management
Agile
Waterfall
Apply
≈ $46k – $135k per year (Estimated) • In office • Internship • Shenzhen
Python
C++
Apply
≈ $37k – $86k per year (Estimated) • In office • Full-Time • 3+ years exp • Takasaki
Chips/EDA
Cadence Virtuoso
Management
Agile
Apply
$185k – $220k per year • Equity • Hybrid • 5+ years exp • Master's Degree • Boston • Toronto • Mountain View
Python
AI/ML
SciPy
NumPy
DevOps
CI/CD
HPC
Chips/EDA
Cadence Virtuoso
KLayout
Apply
≈ $93k – $164k per year (Estimated) • In office • London
Python
Databases
Databricks
AI/ML
Embeddings
AI Agents
LLM
RAG
LLM Guardrails
Multi-Agent Systems
DevOps
Kong
Azure
Docker
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Analytics
Power BI
Apply
Analog Design Intern 10 days ago
≈ $8k – $16k per year (Estimated) • In office • Internship • Bachelor's Degree • Da Nang
Python
MATLAB
AI/ML
Copilot
ChatGPT
DevOps
Linux
Unix
Chips/EDA
Cadence Virtuoso
Apply
Analog Layout Intern 10 days ago
≈ $7.5k – $15k per year (Estimated) • In office • Internship • Bachelor's Degree • Da Nang
Python
AI/ML
Copilot
ChatGPT
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Apply
≈ $72k – $125k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • London
Python
Verilog
SystemVerilog
Chips/EDA
Cadence Virtuoso
Synopsys Design Compiler
Cadence Xcelium
Synopsys PrimePower
Apply
≈ $48k – $96k per year (Estimated) • Equity • In office • Full-Time • 2+ years exp • London
Chips/EDA
Cadence Virtuoso
Management
Jira
Agile
Apply
≈ $69k – $119k per year (Estimated) • In office • Full-Time • 3+ years exp • Master's Degree • London
Python
Apply
≈ $84k – $150k per year (Estimated) • In office • Full-Time • 7+ years exp • Master's Degree • London
Chips/EDA
Ansys HFSS
Apply
≈ $84k – $150k per year (Estimated) • Equity • In office • Full-Time • 10+ years exp • London
Python
Verilog
Apply
≈ $48k – $113k per year (Estimated) • In office • London
Apply
$67k – $107k per year • In office • Full-Time • 1+ year exp • London
Apply
Senior ERP Specialist 11 hours ago
≈ $48k – $133k per year (Estimated) • In office • London
SQL
DevOps
SLI/SLO/SLA
Management
ITIL
Apply
≈ $67k – $133k per year (Estimated) • Remote (United Kingdom) • London
Python
JavaScript
SQL
Node JS
Python
Flask
FastAPI
Databases
PostgreSQL
Redis
DynamoDB
Apache Kafka
AI/ML
Spark
LLM
Agentic Workflows
DevOps
Rest API
gRPC
GCP
GitHub Actions
CI/CD
Jenkins
AWS
Docker
Kubernetes
API Gateway
Analytics
ETL/ELT
QA
Rest-Assured
Apply
≈ $30k – $47k per year (Estimated) • Hybrid • Full-Time • London
AI/ML
Copilot
Management
Power Automate
SharePoint
Apply
See all jobs
This is one of many
1,831,290 more open roles from verified company boards, updated every day.