534,639open jobs
19,018companies
74,061added this week
Browse all
Location
In office
Seniority
Staff · 8+ years exp
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

An experienced analog circuit designer with deep expertise in high-speed Multi-Gbps NRZ and PAM4 SerDes IP, including advanced process nodes such as FinFET and Gate-all-around(GAA). You excel at translating SerDes standards into robust, high-performance circuit architectures and are skilled in transistor-level design, system budgeting, and analog/digital co-design.

You are proactive, analytical, and collaborative, with a strong ability to identify architectural bottlenecks and drive innovative solutions that improve silicon quality and reliability. As a technical leader and mentor, you value design excellence, knowledge sharing, and team growth. You are committed to continuous learning, diversity, inclusion, and delivering impactful results in a fast-moving, innovative environment.

What You’ll Be Doing

  • Review SerDes standards and define transceiver architectures and analog sub-block specifications for high-speed NRZ and PAM4 IP.
  • Develop advanced circuit solutions to improve power, area, speed, and silicon robustness.
  • Collaborate with analog, digital, and layout teams to ensure efficient design, verification, and implementation.
  • Guide physical layout to minimize parasitics, device stress, and process variation.
  • Define and execute design and verification strategies using industry-standard simulation tools.
  • Present technical results and design tradeoffs to internal teams, customers, and stakeholders.
  • Document design features, test plans, and results clearly and accurately.
  • Support electrical characterization, analyze customer silicon data, and contribute to post-silicon improvements.
  • Assist the system team and develop automation to improve productivity and quality.

The Impact You Will Have

  • Drive innovation in high-speed analog and mixed-signal design for next-generation connectivity, computing, networking, and AI.
  • Influence SerDes architecture and improve scalability, performance, and power efficiency across the IP portfolio.
  • Strengthen product quality and reliability through rigorous design, verification, and documentation.
  • Mentor team members and promote a culture of technical excellence and continuous learning.
  • Help deliver integrated solutions that meet demanding customer requirements and support successful post-silicon results.

What You’ll Need

  • M.A.Sc. with 8+ years or PhD with 6+ years of relevant analog/mixed-signal IC design experience.
  • Strong background in circuit/system modeling, analog design, DSP, and communications theory.
  • Proven experience with Multi-Gbps SerDes architectures, including TX, RX, equalizers, samplers, drivers, serializers/deserializers, PLLs, DLLs, bandgaps, regulators, oscillators, ADCs, and DACs.
  • Experience with analog/digital co-design, calibration, adaptation, and timing handoff.
  • Familiarity with ESD design, custom high-speed digital logic, and reliability considerations such as EM, IR, aging, and self-heating.
  • Proficiency in schematic entry, physical layout, SPICE simulation, and Verilog-A modeling.
  • Strong understanding of jitter, noise, signal integrity, parasitics, crosstalk, and design-for-reliability principles.
  • Excellent communication, documentation, problem-solving, and attention-to-detail skills.

Who You Are

  • Collaborative, open-minded, and eager to learn from and support others.
  • Analytical, detail-oriented, and committed to high-quality results.
  • A clear communicator who can explain complex technical concepts effectively.
  • Adaptable, resilient, and proactive in fast-paced environments.
  • Dedicated to inclusion, innovation, and continuous improvement.

The Team You'll Be Part Of

You will join the Interface IP group in Mississauga, ON, a cross-functional team of analog and mixed-signal designers working on high-speed SerDes IP in the latest FinFET process nodes. The team operates with a full suite of industry-standard IC design tools supplemented by custom in-house automation supported by an experienced CAD and software team. This is a growing R&D organization focused on delivering SerDes IP that exceeds 200Gbps for networking, data center, and AI applications. You will collaborate closely with digital designers, verification engineers, layout specialists, and product engineering teams across Synopsys.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact [email protected].

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
534,639 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
In office • 3+ years exp • Bachelor's Degree
Python
Verilog
Perl
AI/ML
Edge AI
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Apply
Remote/Hybrid • Internship • Bachelor's Degree
Python
Java
Verilog
C++
SystemVerilog
Perl
Chips/EDA
UVM
Apply
In office • 10+ years exp • Bachelor's Degree
Verilog
Apply
In office • 8+ years exp • Bachelor's Degree
Verilog
SystemVerilog
Perl
Chips/EDA
Formal Verification
Apply
In office • 15+ years exp
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
UVM
Apply
In office • 15+ years exp
DevOps
HPC
Apply
$87k – $184k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Toronto
Python
Apply
In office • Master's Degree
Python
Apply
In office
SystemVerilog
Chips/EDA
UVM
Apply
In office • 8+ years exp • Bachelor's Degree
SystemVerilog
Chips/EDA
UVM
Apply
See all jobs
This is one of many
534,639 more open roles from verified company boards, updated every day.