663,523open jobs
38,718companies
99,026added this week
Browse all
Location
In office
Seniority
Principal · 12+ years exp
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

Synopsys is at the heart of all the advanced silicon design, we supply the essential tools and intellectual properties to enable semiconductor design, verification, and production. We’re powering all state-of-the-art design market with the world’s most advanced technologies for chip design and software security.

LPDDR PHY IP is a staple of the mixed-signal IP market, and Synopsys is the leading provider of LPDDR PHY IP products. All current and next-generation technologies are being developed by the LPDDR PHY IP team, both digital and analog components, complement each other in creating a high-performance, high-bandwidth, low-latency and low-power products.

We are looking for an ASIC Digital Design Sr. Manager to join Synopsys LPDDR PHY IP team to lead innovation and development of the world-class market-leading DesignWare LPDDR PHY IP solution.

Job Description

  • Be part of a global diverse team that pushes boundaries on DDR PHY IP development and solution
  • Your passion and expertise will shape the next generation of product innovation, performance, and efficiency
  • You will manage a team of design engineers and work with Architect, Verification, Physical implementation, and Firmware teams
  • In this role, you will contribute to all phases of designs of DDR PHY IP from design specification to productization, including certain level of customer support into their SoCs
  • You will lead the team to deliver the design and achieve the best timing, performance, and power goals

Required Skills

  • BS in Electrical Engineering with at least 12-15 years of experience in complex technical development
  • 2 years of experience in people management, developing employees
  • Experience with synthesizable Verilog and System Verilog design concepts and implementation
  • Experience with front-end design flows including linting, synthesis, STA, cross-domain clocking, DFT, and power optimization techniques
  • Exhibit excellent communication skills and be self-motivated
  • Understanding of memory and memory PHY architecture is a plus

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
663,523 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
In office • 3+ years exp
Python
Verilog
SystemVerilog
VHDL
Perl
Chips/EDA
Synopsys SpyGlass
Synopsys PrimePower
Apply
$37k – $91k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Taiwan
Verilog
SystemVerilog
VHDL
Management
Agile
Apply
In office • 5+ years exp
Python
Verilog
SystemVerilog
VHDL
Perl
AI/ML
Model Context Protocol
Multimodal AI
Chips/EDA
Synopsys PrimeTime
Synopsys SpyGlass
Apply
In office • 13+ years exp • Master's Degree
Python
Verilog
SystemVerilog
MATLAB
MATLAB
Simulink
Apply
$99k – $218k per year (Estimated) • Equity • Remote/Hybrid • Full-Time • Haifa
Verilog
SystemVerilog
AI/ML
Hugging Face
Chips/EDA
UVM
Apply
In office
SystemVerilog
Chips/EDA
Siemens ModelSim
UVM
Apply
In office • 8+ years exp • Bachelor's Degree
Python
Verilog
VHDL
Apply
In office • 1+ year exp • Bachelor's Degree
Apply
In office • 3+ years exp
Python
Verilog
SystemVerilog
VHDL
Perl
Chips/EDA
Synopsys SpyGlass
Synopsys PrimePower
Apply
See all jobs
This is one of many
663,523 more open roles from verified company boards, updated every day.