1,830,005open jobs
105,386companies
276,016added this week
Browse all
Salary
≈ $28k – $63k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Principal · 8+ years exp

Confirmed on the employer's own hiring board on Oct 18, 2026. First seen by Alion on Sep 26, 2026. Synopsys scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Synopsys is an American software company founded in 1986 that supplies electronic design automation tools used to design and verify integrated circuits, together with a large portfolio of licensable semiconductor IP such as interface, memory and processor blocks. Its 2025 acquisition of Ansys added engineering simulation software for structures, fluids and electromagnetics, while it sold its application security business, now Black Duck, in 2024. Listed on Nasdaq, it hires applications engineers, SoC solutions engineers and R&D staff in the United States, India and Vietnam. The company is headquartered in Sunnyvale, California, United States.

Job Description and Requirements

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent years in the trenches of ASIC verification, and somewhere along the way you realized that emulation is not just another tool in the flow, it is the thing that makes or breaks your ability to ship complex IP on time. You know PCIe or DDR inside and out, not just the spec but the weird corner cases, the errata that nobody talks about, and the places where emulation models fall short of what the design team actually needs.

You have worked on Zebu or similar platforms long enough to know what good emulation IP looks like and what happens when it is not quite right. You have closed that gap before, probably more than once, and you know how to do it without creating chaos for the teams depending on your work. You are comfortable sitting with a design team in Bangalore, a verification lead in California, and an IP product manager in Europe, and walking out with a plan that everyone believes in.

You do not wait for perfect alignment. You ask the right questions, you push back when something does not make sense, and you move. At Synopsys, you will work on IP that powers the next generation of silicon, and the emulation strategies you define will directly affect how fast we get there.

What You'll Be Doing

  • Bridge the gap between Emulation IP capabilities and Design IP verification needs across both Controller and PHY domains for high speed interfaces like PCIe and DDR
  • Define technical requirements for Emulation IP, working directly with IP development and verification teams to ensure correct implementation and deployment on Zebu platforms
  • Track and report key metrics on Emulation IP quality, performance, and coverage, driving continuous improvement across verification workflows
  • Stay ahead of evolving PCIe and DDR standards, interpret specification updates, ECNs, and errata, and translate those into actionable changes for both Emulation and Design IP teams
  • Review and validate test plans for Emulation IP and Design IP, ensuring completeness, traceability, and alignment with product quality goals
  • Collaborate cross-functionally with verification, design, product, and platform teams to optimize emulation methodologies and standardize best practices
  • Mentor engineers on emulation strategies, verification techniques, and IP development workflows

The Impact You Will Have

  • Accelerate time to market for high performance IP by defining emulation strategies that catch issues earlier and reduce silicon respins
  • Elevate product quality across Synopsys IP portfolios by ensuring Emulation IP meets the real needs of design and verification teams
  • Drive adoption of best in class emulation and verification methodologies that become standard practice across the organization
  • Influence the next generation of emulation solutions and workflows, positioning Synopsys as a leader in pre-silicon validation
  • Improve cross-functional collaboration and alignment between geographically distributed teams, reducing friction and rework
  • Standardize verification workflows and metrics, making it easier for teams to track progress, identify gaps, and deliver with confidence
  • Shape how Synopsys develops and deploys Emulation IP for cutting edge digital designs and system architectures

What You'll Need

  • * You have 8+ years of hands-on experience in emulation, pre-silicon verification, or IP product development

    * You bring expert-level knowledge of PCIe or DDR interfaces, including protocol details, verification strategies, and real-world implementation challenges

    * You possess extensive experience with Zebu or similar emulation platforms, specifically for IP verification and system-level validation

    * You have a proven track record leading IP product development initiatives with a strong focus on emulation and verification

    * You have demonstrated ability to work cross-functionally in matrixed, global teams and drive consensus across diverse stakeholders

    * You possess strong communication skills with the ability to influence technical direction and inspire change across engineering teams

    * You are comfortable working in dynamic, ambiguous environments where requirements evolve and priorities shift

Who You Are

  • You can walk into a room where the Emulation IP does not quite match what the design team needs and walk out with a concrete plan to close the gap without derailing either team's schedule
  • You do not need someone to tell you what the next version of the PCIe or DDR spec means for your work, you read it, figure out the implications, and start the conversation with your team
  • You are the person people come to when emulation results do not make sense, and you know how to debug across the boundary between emulation models, RTL, and test environments
  • You push back when a test plan looks complete on paper but is missing coverage for the cases that actually matter in production
  • You are comfortable mentoring engineers who are newer to emulation or IP verification, and you do it in a way that builds their confidence and capability
  • You stay organized across multiple workstreams, stakeholders, and time zones without losing track of what matters most

The Team You'll Be Part Of

You will join a dynamic, high performing engineering team focused on IP development, emulation, and verification at the forefront of semiconductor innovation. Our team is collaborative, cross-functional, and globally distributed, working together to solve complex challenges and deliver industry leading solutions. You will have the opportunity to collaborate with experts across multiple domains, drive impactful initiatives, and shape the future of digital design and verification at Synopsys.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,830,005 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
VLSI LEAD L1 6 hours ago
≈ $20k – $46k per year (Estimated) • In office • 5+ years exp • Bengaluru
SystemVerilog
Apply
≈ $22k – $45k per year (Estimated) • In office • 10+ years exp • Bengaluru
SystemVerilog
Apply
≈ $22k – $45k per year (Estimated) • In office • 8+ years exp • Bengaluru
SystemVerilog
Apply
AE Group Director 1 day ago
$158k – $293k per year • Equity • In office • Full-Time • 15+ years exp • Master's Degree • Noida
Chips/EDA
Cadence Palladium
Cadence Protium
Apply
≈ $27k – $57k per year (Estimated) • Hybrid • 10+ years exp • Bachelor's Degree • Bengaluru
C++
DevOps
Linux
Apply
≈ $47k – $79k per year (Estimated) • In office • Master's Degree • Grenoble
Python
C++
SystemC
AI/ML
Edge AI
DevOps
QEMU
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
≈ $9k – $18k per year (Estimated) • In office • Internship • Master's Degree • Hsinchu
AI/ML
LLM
Robotics
Sensor Fusion
Chips/EDA
Synopsys ZeBu
Synopsys HAPS
Apply
≈ $18k – $46k per year (Estimated) • In office • Full-Time • 7+ years exp • Hyderabad
Python
C++
SystemVerilog
Perl
DevOps
RTOS
Linux
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
≈ $94k – $214k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Tel Aviv
Python
Verilog
C++
SystemVerilog
Assembly
Perl
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Linux
Chips/EDA
Synopsys Verdi
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Synopsys HAPS
Cadence Protium
Apply
Software Engineer 7 days ago
≈ $18k – $43k per year (Estimated) • In office • 5+ years exp • Bengaluru
Python
Verilog
C
C++
SystemVerilog
VHDL
C
Embedded C
DevOps
Linux
Chips/EDA
Synopsys Verdi
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
≈ $27k – $56k per year (Estimated) • In office • 5+ years exp • Hyderabad
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Xcelium
UVM
Apply
≈ $29k – $60k per year (Estimated) • In office • 6+ years exp • Bengaluru
Perl
Chips/EDA
Cadence Virtuoso
Ansys RedHawk
Synopsys Custom Compiler
Apply
≈ $26k – $60k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Bengaluru
Verilog
SystemVerilog
Perl
Chips/EDA
Formal Verification
Apply
≈ $28k – $59k per year (Estimated) • In office • 4+ years exp • Bengaluru
Python
SystemVerilog
Perl
AI/ML
Copilot
Cursor
Chips/EDA
UVM
Apply
≈ $29k – $60k per year (Estimated) • In office • 8+ years exp • Bengaluru
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
≈ $17k – $40k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bengaluru
Apply
HVAC technician 4 hours ago
≈ $20k – $46k per year (Estimated) • In office • Full-Time • 3+ years exp • Doha • Bengaluru
Apply
≈ $19k – $50k per year (Estimated) • In office • 10+ years exp • Bengaluru
Web3
Rollup
Marketing
LinkedIn
Apply
≈ $36k – $63k per year (Estimated) • In office • 18+ years exp • Bengaluru
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Tessent
Synopsys SpyGlass
Synopsys Verdi
Synopsys TestMAX
Apply
≈ $36k – $63k per year (Estimated) • In office • 15+ years exp • Bachelor's Degree • Bengaluru
Chips/EDA
Synopsys PrimeTime
Apply
See all jobs
This is one of many
1,830,005 more open roles from verified company boards, updated every day.