1,834,520open jobs
107,008companies
260,786added this week
Browse all
Salary
≈ $61k – $125k per year (Estimated)
Location
In office (Maia)
Seniority
Staff

Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Sep 26, 2026. Synopsys scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Synopsys is an American software company founded in 1986 that supplies electronic design automation tools used to design and verify integrated circuits, together with a large portfolio of licensable semiconductor IP such as interface, memory and processor blocks. Its 2025 acquisition of Ansys added engineering simulation software for structures, fluids and electromagnetics, while it sold its application security business, now Black Duck, in 2024. Listed on Nasdaq, it hires applications engineers, SoC solutions engineers and R&D staff in the United States, India and Vietnam. The company is headquartered in Sunnyvale, California, United States.

Job Description and Requirements

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You are a highly skilled Verification Engineer with significant experience in ASIC digital verification and a deep understanding of HBM protocols. You thrive in complex problem-solving environments and are adept at working with sophisticated verification methodologies. You have a knack for identifying and addressing verification challenges, ensuring the delivery of high-quality, reliable products. Your collaborative spirit and excellent communication skills enable you to work effectively with cross-functional teams, driving project success through innovation and technical excellence.

You possess a strong foundation in digital design and verification, along with substantial experience in creating and executing verification plans. Your expertise in SystemVerilog, UVM, and other verification tools is complemented by your ability to mentor and guide junior engineers. You are proactive, detail-oriented, and committed to continuous learning and improvement, always staying abreast of the latest industry trends and technologies.

What You’ll Be Doing:

  • Developing and executing comprehensive verification plans for ASIC designs.
  • Creating and maintaining testbenches using SystemVerilog and UVM methodologies.
  • Collaborating with design and architecture teams to understand design specifications and requirements.
  • Identifying, isolating, and debugging issues in complex ASIC designs.
  • Implementing and optimizing verification environments and test suites.
  • Reviewing and providing feedback on design and verification documentation.
  • Mentoring and guiding junior verification engineers.

The Impact You Will Have:

  • Ensuring the reliability and performance of Synopsys' high-performance silicon chips.
  • Contributing to the successful delivery of cutting-edge technology solutions.
  • Enhancing the efficiency and effectiveness of the verification process.
  • Driving innovation and excellence within the verification team.
  • Improving overall product quality and customer satisfaction.
  • Fostering a culture of continuous improvement and technical growth.

What You’ll Need:

  • Extensive experience in ASIC digital verification, particularly with HBM protocols.
  • Proficiency in SystemVerilog, UVM, and other verification tools and methodologies.
  • Strong understanding of digital design principles and verification processes.
  • Experience with simulation tools and debugging techniques.
  • Excellent problem-solving skills and attention to detail.

Who You Are:

  • A proactive and self-motivated individual with a passion for technology.
  • An effective communicator with strong interpersonal skills.
  • A collaborative team player who thrives in a dynamic work environment.
  • A mentor and leader who can guide and inspire junior engineers.
  • A continuous learner who stays updated with industry trends and advancements.

The Team You’ll Be A Part Of:

You will be part of our dynamic and innovative ASIC Digital Design team, focusing on the verification of high-performance silicon chips. Our team is dedicated to delivering top-notch products through rigorous verification processes and collaborative problem-solving. We work closely with design and architecture teams to ensure our solutions meet the highest standards of quality and reliability.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,834,520 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Maia
≈ $102k – $230k per year (Estimated) • Equity • In office • Full-Time • Bachelor's Degree • Denver
Python
Verilog
C++
VHDL
AI/ML
Quantization
Apply
≈ $17k – $38k per year (Estimated) • In office • 4+ years exp • Master's Degree • Gurgaon
DevOps
RTOS
Prometheus
Git
Cortex
Robotics
Sensor Fusion
IoT
FreeRTOS
Apply
≈ $13k – $33k per year (Estimated) • In office • Full-Time • 2+ years exp • Bengaluru
Python
C
MATLAB
C
Embedded C
Chips/EDA
Altium Designer
KiCad
Cadence Allegro
OrCAD
Apply
≈ $17k – $38k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Bengaluru
Apply
$120k – $140k per year • Equity • In office • TS/SCI • Full-Time • 3+ years exp • Bachelor's Degree • Chantilly
Assembly
Assembly
Keystone Engine
Apply
≈ $126k – $231k per year (Estimated) • In office • Secret • 8+ years exp • Bachelor's Degree • El Segundo
SystemVerilog
Chips/EDA
UVM
Apply
≈ $48k – $102k per year (Estimated) • In office • 3+ years exp • Singapore
Python
Verilog
C++
SystemVerilog
VHDL
MATLAB
MATLAB
Simulink
AI/ML
SciPy
NumPy
DevOps
CI/CD
Linux
Chips/EDA
UVM
Apply
ASIC DFT Engineer 7 days ago
$155k – $223k per year • Equity • Hybrid • Full-Time • 3+ years exp • Bachelor's Degree • San Jose
Verilog
SystemVerilog
Chips/EDA
Synopsys PrimeTime
Tessent
Synopsys TestMAX
Apply
≈ $119k – $237k per year (Estimated) • Remote (United States) • Secret • 8+ years exp • Bachelor's Degree • Herndon
Python
Verilog
C++
SystemVerilog
VHDL
MATLAB
MATLAB
Simulink
DevOps
Linux
TCP/IP
DHCP
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
Formal Verification
Apply
$222k – $365k per year • In office • Full-Time • 15+ years exp • Bachelor's Degree • San Jose • Austin
Python
Verilog
SystemVerilog
Perl
Apply
≈ $29k – $59k per year (Estimated) • In office • 10+ years exp • Master's Degree • Hsinchu
Python
Perl
Chips/EDA
Synopsys PrimeTime
Synopsys SpyGlass
Apply
≈ $28k – $57k per year (Estimated) • In office • 6+ years exp • Bengaluru
Perl
Chips/EDA
Cadence Virtuoso
Ansys RedHawk
Synopsys Custom Compiler
Apply
≈ $25k – $58k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Bengaluru
Verilog
SystemVerilog
Perl
Chips/EDA
Formal Verification
Apply
≈ $101k – $208k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Dublin
Python
SystemVerilog
Perl
AI/ML
Copilot
Cursor
Chips/EDA
UVM
Formal Verification
Synopsys VC Formal
Apply
≈ $27k – $55k per year (Estimated) • In office • 4+ years exp • Bengaluru
Python
SystemVerilog
Perl
AI/ML
Copilot
Cursor
Chips/EDA
UVM
Apply
≈ $55k – $126k per year (Estimated) • In office • 10+ years exp • Master's Degree • Maia
DevOps
HPC
Apply
≈ $58k – $120k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Maia
Verilog
SystemVerilog
VHDL
DevOps
HPC
Apply
$20k – $39k per year • Hybrid • Full-Time • Maia
Python
Apply
≈ $16k – $30k per year (Estimated) • In office • Internship • Maia
Management
Outlook
Apply
Project Manager 4 days ago
≈ $34k – $75k per year (Estimated) • In office • 6+ years exp • Maia
Management
Microsoft Office
Apply
See all jobs
This is one of many
1,834,520 more open roles from verified company boards, updated every day.