1,841,255open jobs
108,049companies
261,167added this week
Browse all
Salary
≈ $137k – $249k per year (Estimated)
Location
In office (Boxborough)
Seniority
Staff · 12+ years exp

Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Oct 12, 2026. Synopsys scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Synopsys is an American software company founded in 1986 that supplies electronic design automation tools used to design and verify integrated circuits, together with a large portfolio of licensable semiconductor IP such as interface, memory and processor blocks. Its 2025 acquisition of Ansys added engineering simulation software for structures, fluids and electromagnetics, while it sold its application security business, now Black Duck, in 2024. Listed on Nasdaq, it hires applications engineers, SoC solutions engineers and R&D staff in the United States, India and Vietnam. The company is headquartered in Sunnyvale, California, United States.

Job Description and Requirements

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You are a highly experienced IC Design Engineer with a passion for pushing the boundaries of technology. With a PhD and over 10 years of practical analog IC design experience or an MSc with 12+ years, you possess extensive experience in FinFET technologies and a deep understanding of sub-circuits relevant to Memory, SerDes, and D2D. You are proficient in designing receive equalizers like CTLE, DFE, and FFE, and have expertise in DAC-based transmitters, ADC-based receivers, and DSP equalization. Your skills in high-speed clocking circuits such as PLL, VCO, ILO, DLL, and phase interpolator are exceptional. You are familiar with duty cycle correction, clock phase correction circuits, and digitally assisted analog calibration loops.

In-depth familiarity with transistor-level circuit design, sound CMOS design fundamentals, and experience with CMOS tape-outs are part of your skill set. You have a thorough knowledge of high-speed SerDes, Memory, D2D IO, and the associated circuit and fabrication issues that impact customer use-cases directly. ESD issues, custom digital design, and analog/digital interactions for optimizing circuit performance are well within your expertise. You are well-versed in design for reliability, layout effects, and the tools for schematic entry, physical layout, and design verification. Your proficiency with SPICE simulators and scripting languages like TCL, Perl, C, Python, and MATLAB is notable. Excellent communication, presentation, and documentation skills round out your profile.

What You’ll Be Doing:

  • Reviewing UCIe and other D2D standards to develop novel transceiver architectures and sub-block specifications.
  • Investigating and developing circuit architectures that address architectural bottlenecks and lead to revolutionary improvements in power, area, and performance targets.
  • Collaborating across geography, project, and department teams to streamline design and verification strategies, ensuring overall design quality, efficiency, and performance.
  • Overseeing PHY level physical layout to minimize the effect of parasitics, device stress, and process variation.
  • Presenting and reviewing simulation data from internal project teams, and presenting results externally at industry panels or customer reviews.
  • Documenting design features and test plans, consulting on the overall electrical characterization of the D2D IP product, analyzing customer silicon data for design enhancements, and proposing solutions for post-silicon design updates.

The Impact You Will Have:

  • Driving the development of cutting-edge transceiver architectures that set new benchmarks in power, area, and performance.
  • Enhancing overall design quality and efficiency through cross-functional collaboration and streamlined verification strategies.
  • Minimizing the effects of parasitics, device stress, and process variation through meticulous oversight of PHY level physical layout.
  • Contributing to the industry by presenting simulation data and results at panels and customer reviews, establishing Synopsys as a thought leader.
  • Ensuring the robustness and reliability of D2D IP products through detailed documentation and electrical characterization.
  • Driving post-silicon design updates and enhancements based on customer silicon data, ensuring continuous improvement and alignment with customer needs.

What You’ll Need:

  • PhD with 8+ years, or MSc with 10+ years of practical analog IC design experience.
  • Experience with FinFET technologies and in-depth familiarity with transistor-level circuit design.
  • Extensive design experience with sub-circuits relevant to Memory/SerDes/D2D, including receive equalizers, DAC-based transmitters, and high-speed clocking circuits.
  • Knowledge of ESD issues, custom digital design, and analog/digital interactions for optimizing circuit performance.
  • Proficiency with tools for schematic entry, physical layout, design verification, and SPICE simulators, as well as scripting languages like TCL, Perl, C, Python, and MATLAB.

Who You Are:

You are an innovative thinker with excellent problem-solving skills, capable of working independently on new or special assignments with minimal oversight. Your extensive expertise allows you to implement strategic goals with a direct impact on departmental results. You are known for your ability to communicate effectively with parties within and outside your functional area, and your work on significant and unique issues often requires the evaluation of intangibles. Your exceptional communication, presentation, and documentation skills enable you to influence and drive organizational objectives.

The Team You’ll Be A Part Of:

You will join a dynamic and collaborative team focused on the design and development of high-performance silicon chips and software content. Our team is dedicated to continuous innovation and excellence, working across geographies and departments to achieve our goals. You will have the opportunity to work with some of the brightest minds in the industry, contributing to projects that shape the future of technology.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,841,255 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Boxborough
≈ $15k – $39k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Pune
Chips/EDA
Altium Designer
Cadence Allegro
OrCAD
Management
Agile
Scrum
Kanban
Apply
≈ $15k – $39k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Pune
Chips/EDA
Cadence Allegro
OrCAD
Management
Agile
Scrum
Kanban
Apply
≈ $15k – $39k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Pune
Chips/EDA
Cadence Allegro
OrCAD
Management
Agile
Scrum
Kanban
Apply
≈ $12k – $29k per year (Estimated) • In office • 2+ years exp • Pune
C#
C++
DevOps
Git
Docker
GitHub
Windows
Management
Confluence
Jira
UML
Apply
≈ $16k – $36k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Pune
C++
DevOps
CI/CD
Git
Bazel
Apply
$111k – $185k per year • In office • 10+ years exp • Master's Degree • Plano
Python
JavaScript
PHP
SQL
Node JS
Databases
MySQL
PostgreSQL
Oracle
ActiveMQ
MS SQL
Couchbase
Apache Kafka
AI/ML
Copilot
Claude
OpenAI Codex
DevOps
GCP
Azure
CI/CD
AWS
Management
Agile
Apply
≈ $19k – $50k per year (Estimated) • In office • Full-Time • Almaty
Python
Go
Management
Stripe
Apply
$27k – $54k per year • In office • Full-Time • 3+ years exp • Beijing
Python
JavaScript
PHP
Node JS
Databases
MySQL
Redis
Frontend
React.js
DevOps
Linux
Unix
TCP/IP
Apply
$31k – $54k per year • In office • Full-Time • Wuhan
Python
C++
Apply
≈ $20k – $53k per year (Estimated) • In office • Full-Time • Almaty
Python
Go
JavaScript
TypeScript
Python
FastAPI
Databases
PostgreSQL
Redis
ClickHouse
DynamoDB
RabbitMQ
Apache Kafka
Google BigQuery
BigQuery
Frontend
Next.js
React.js
DevOps
Helm
GitHub Actions
OpenTelemetry
Prometheus
CI/CD
ArgoCD
AWS
Docker
Kubernetes
Grafana
Amazon EKS
Amazon S3
QA
Sentry
Apply
≈ $23k – $47k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Ho Chi Minh City
Python
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys StarRC
Ansys RedHawk
Apply
≈ $80k – $146k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Nepean
Python
Verilog
DevOps
HPC
Chips/EDA
Synopsys Verdi
Apply
≈ $86k – $148k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Nepean
Chips/EDA
Cadence Allegro
Apply
≈ $46k – $95k per year (Estimated) • In office • 5+ years exp • Shanghai
DevOps
Linux
Apply
≈ $21k – $42k per year (Estimated) • In office • 5+ years exp • Ho Chi Minh City
Apply
≈ $132k – $241k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Boxborough
Apply
$119k – $179k per year • Equity • Hybrid • 1+ year exp • Bachelor's Degree • Boxborough
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
QEMU
Linux
Windows
Game Dev
DirectX 12
Chips/EDA
UVM
Formal Verification
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Synopsys HAPS
Cadence Protium
QA
Rest-Assured
Apply
≈ $137k – $251k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Boxborough
Verilog
Perl
Apply
≈ $137k – $251k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Boxborough
Verilog
Perl
Apply
$40k – $42k per year • In office • Full-Time • Boxborough
Assembly
Assembly
Keystone Engine
Apply
See all jobs
This is one of many
1,841,255 more open roles from verified company boards, updated every day.