654,521open jobs
38,054companies
91,731added this week
Browse all
Location
In office
Seniority
Principal · 12+ years exp
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

Our Silicon IP business is all about integrating more capabilities into an SoC-faster. We offer the world’s broadest portfolio of silicon IP-predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities, meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

Seeking a highly motivated and innovative senior engineer with wide-spectrum knowledge of generic ASIC design methodology, and simulation/silicon debug skills.

The candidate would be working as part of a highly experienced DDR/LPDDR design and verification team, targeting the current and next generation technology. Theoretical and practical background in DDR or LPDDR is a solid plus.

The position offers an excellent opportunity to work with a professional team of digital and mixed-signal engineers responsible for delivering high-end designs and supporting DDR/LPDDR products.

Key Qualifications

  • BSEE in EE with 12+ years of digital design experience or MSEE with 9+ years of relevant experience
  • Work on digital design based on predefined RTL coding style include Verilog and System Verilog, clean RTL check violations in lint, CDC, DFT and synthesis
  • Solid Debugging skills and ability to root cause issues include both simulation and silicon
  • Good knowledge of SNPS EDA tools like VCS, Verdi, Spyglass, DC, Formality
  • Good communication skills for interacting between different design groups and customer support teams are required

Preferred Experience

  • Has strong desire to learn and explore new technologies
  • Demonstrates good analysis and problem-solving skills
  • Knowledge in interface technologies such as DDR, HBM, UCIe is a plus
  • Scripting experience in Shell, Perl, Python and TCL is a plus
  • Knowledge of analogic circuit is a plus
  • Interacting with Application Engineers for customer support

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
654,521 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
In office • 5+ years exp
Verilog
SystemVerilog
Apply
In office • 12+ years exp • Bachelor's Degree
Verilog
SystemVerilog
Apply
$20k – $50k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Saint Petersburg
Python
Verilog
SystemVerilog
VHDL
MATLAB
MATLAB
Simulink
DevOps
Git
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
UVM
Apply
PE Logic Design 2 days ago
$127k – $288k per year • Equity • Remote/Hybrid • 10+ years exp • Hillsboro
Python
Verilog
SystemVerilog
Perl
TCL Scripting
Chips/EDA
UVM
Apply
In office • 5+ years exp • Bachelor's Degree
Python
Verilog
Perl
AI/ML
Edge AI
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Apply
In office • 12+ years exp • Bachelor's Degree
Apply
In office • 3+ years exp
Python
Perl
TCL Scripting
Chips/EDA
Synopsys Fusion Compiler
Apply
In office • 5+ years exp
Management
Agile
Apply
In office • 5+ years exp
Verilog
SystemVerilog
Apply
In office • Bachelor's Degree
Python
Apply
See all jobs
This is one of many
654,521 more open roles from verified company boards, updated every day.