1,574,670open jobs
94,902companies
242,324added this week
Browse all
Salary
≈ $39k – $93k per year (Estimated)
Location
In office (Shanghai)
Seniority
Staff · 8+ years exp

Confirmed on the employer's own hiring board on Oct 13, 2026. First seen by Alion on Sep 26, 2026. Synopsys scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Synopsys is an American software company founded in 1986 that supplies electronic design automation tools used to design and verify integrated circuits, together with a large portfolio of licensable semiconductor IP such as interface, memory and processor blocks. Its 2025 acquisition of Ansys added engineering simulation software for structures, fluids and electromagnetics, while it sold its application security business, now Black Duck, in 2024. Listed on Nasdaq, it hires applications engineers, SoC solutions engineers and R&D staff in the United States, India and Vietnam. The company is headquartered in Sunnyvale, California, United States.

Job Description and Requirements

At Synopsys, we’re at the heart of the innovations that are changing the way we work and play. Autonomous vehicles. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. We offer the world’s broadest portfolio of silicon IP-logic libraries, embedded memories, interface IP, analog IP, security IP, embedded processors and subsystems. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

As an IP pre-sales support AE (Application Engineer) you will provide expert technical support on SoC architecture to drive customer engagements of Synopsys IP (Intellectual Property) products to successful technical closure.

The ideal candidate for this position is a seasoned engineer that enjoys working with our customers to develop solutions for their ASIC/SoC designs using the Synopsys Interface IP portfolio. It is perfect for someone who has great interpersonal skills and is committed to the success of our customers.

General responsibilities include:

  • Collaboration with the sales team to identify & understand our customers’ technical & business challenges
  • Co-work with customers to develop ASIC/SoC micro-architecture, leveraging the broad Synopsys IP portfolio
  • Enabling our customers on how the IP products meet their needs and helping them evaluate it (with support from other teams) relative to their requirements
  • Influencing the IP product development roadmap by communicating customer needs to the product engineering teams

Requirements:

  • BSEE with 8+ years of relevant experience, or MSEE with 5+ years of relevant experience in ASIC/SoC design
  • Either of the following requirements for the applicants should be satisfied.
    • Design or integration experience with single or multiple high-speed interfaces, such as DDR/LPDDR, PCIe/CCIX/CXL, Serdes, MIPI(CSI/DSI/UFS), Ethernet, USB, HBM, XSR/UCIE/HBI die-to-die, HDMI/DP, etc.
    • ASIC/SoC micro-architecture design including bus fabric, CPU/GPU, address mapping, and various high-speed interfaces, as mentioned above
  • Familiarity with state-of-art SoC design implementation:
    • RTL design and verification using Verilog or SystemVerilog
    • Synthesis and static timing analysis, physical design flow, testbench creation and simulation
  • Strong technical communication skills in both Mandarin and English:
    • Ability to understand and present complex technical requirements, problems, and solutions concisely in verbal and written communications
    • Ability to analyze, summarize and generate status updates from technical data
    • Ability to organize, conduct and co-ordinate meetings involving multiple teams internal and external

Synopsys is committed to fostering an environment that treats people with respect, honesty, and professionalism.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,574,670 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Shanghai
≈ $46k – $109k per year (Estimated) • In office • 5+ years exp • Master's Degree • Shenzhen
DevOps
Wi-Fi
Apply
≈ $55k – $129k per year (Estimated) • In office • 5+ years exp • Master's Degree • Shanghai
DevOps
Wi-Fi
Apply
≈ $33k – $77k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • Shanghai
Python
C++
Apply
≈ $32k – $76k per year (Estimated) • In office • Bachelor's Degree • Zhuhai
Python
C#
C++
Apply
≈ $30k – $72k per year (Estimated) • In office • 6+ years exp • Suzhou
Apply
≈ $58k – $105k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Guyancourt
Python
Verilog
C++
SystemVerilog
DevOps
Linux
Chips/EDA
Siemens ModelSim
QA
Rest-Assured
Apply
ASIC DV Engineer 4 hours ago
In office • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
DevOps
Git
Chips/EDA
UVM
Apply
≈ $111k – $216k per year (Estimated) • In office • 4+ years exp • Bachelor's Degree • Sunnyvale
Python
Verilog
C++
SystemVerilog
Perl
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
≈ $55k – $103k per year (Estimated) • In office • 5+ years exp • Warsaw
Python
Verilog
C++
SystemVerilog
VHDL
SystemC
Chisel
DevOps
Linux
Chips/EDA
UVM
Cocotb
Apply
In office • Seoul
Python
Rust
Verilog
C++
Scala
SystemVerilog
Chisel
AI/ML
LLM
Chips/EDA
UVM
Apply
≈ $98k – $202k per year (Estimated) • In office • United Kingdom
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $27k – $55k per year (Estimated) • In office • 5+ years exp • Hyderabad
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Xcelium
UVM
Apply
≈ $100k – $205k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Seongnam
Python
Verilog
SystemVerilog
AI/ML
Model Context Protocol
Embeddings
AI Agents
LLM
RAG
Edge AI
Machine Learning
Chips/EDA
UVM
Formal Verification
Apply
In office • Internship • Bachelor's Degree • Austin
Python
Chips/EDA
Synopsys Design Compiler
Synopsys Fusion Compiler
Synopsys VCS
Apply
≈ $29k – $59k per year (Estimated) • In office • 10+ years exp • Master's Degree • Hsinchu
Python
Perl
Chips/EDA
Synopsys PrimeTime
Synopsys SpyGlass
Apply
≈ $55k – $129k per year (Estimated) • In office • 5+ years exp • Master's Degree • Shanghai
DevOps
Wi-Fi
Apply
≈ $33k – $77k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • Shanghai
Python
C++
Apply
In office • Shanghai
DevOps
Linux
Chips/EDA
Synopsys HAPS
Apply
≈ $27k – $65k per year (Estimated) • In office • Shanghai
Apply
≈ $48k – $106k per year (Estimated) • In office • Full-Time • 5+ years exp • Shanghai
Apply
See all jobs
This is one of many
1,574,670 more open roles from verified company boards, updated every day.