390,105open jobs
10,344companies
49,760added this week
Browse all
Location
Remote/Hybrid (Canada)
Seniority
Intern
Employment
Internship
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

We Are:

We drive technology innovations that shape the way we live and connect. Our technology powers the Era of Pervasive Intelligence, where smart tech and AI are seamlessly woven into daily life. From self-driving cars and health-monitoring smartwatches to renewable energy systems that efficiently distribute clean power, Synopsys creates high-performance silicon chips that help build a healthier, safer, and more sustainable world.

Internship Experience:

At Synopsys, interns dive into real-world projects, gaining hands-on experience while collaborating with our passionate teams worldwide-and having fun in the process! You'll have the freedom to share your ideas, unleash your creativity, and explore your interests. This is your opportunity to bring your solutions to life and work with cutting-edge technology that shapes not only the future of innovation but also your own career path. Join us and start shaping your future today!

Mission Statement:

Our mission is to fuel today's innovations and spark tomorrow's creativity. Together, we embrace a growth mindset, empower one another, and collaborate to achieve our shared goals. Every day, we live by our values of Integrity, Excellence, Leadership, and Passion, fostering an inclusive culture where everyone can thrive - both at work and beyond.

About This Role:

We are seeking a highly motivated engineering student willing to learn Digital Design Verification, which is a critical step of the product development process. Design Verification aims to confirm that the design complies with Protocol Standards and System Requirements before it is developed into a chip. Exhaustively verifying functionality in the design phase allows engineers to catch bugs early in the development cycle where they are cheaper and easier to fix.

As part of our IP Group in Mississauga, you'll be involved in verifying current and next-generation Backplane Ethernet, PCIe Gen4/5/6, USB3/4, and MPHYv5/6 SERDES products. This position offers an excellent opportunity to work with digital and mixed-signal design engineers accountable for delivering high-end mixed-signal designs while collaborating with global teams.

What You'll Be Doing:

  • Define and track Verification Testplans to ensure comprehensive coverage of design functionality
  • Design and write constrained-random SystemVerilog testbenches using Verification Methodologies such as UVM (Universal Verification Methodology)
  • Write SystemVerilog assertions and debug RTL and gate-level simulation failures
  • Conduct functional and code coverage analysis to identify gaps and improve verification quality
  • Explore cutting-edge applications and uses of AI-assisted technologies in verification and ASIC design, contributing to innovation in the field

What You'll Need:

  • Currently pursuing a Bachelor's degree in Computer Engineering, Electrical Engineering, or a related discipline
  • Strong understanding of digital logic fundamentals
  • Must be familiarity with Verilog and SystemVerilog
  • Experience writing scripts in languages such as Perl, Unix shell, or Python
  • Experience with object-oriented programming languages (C++, Java, Python, etc.)
  • Independence and ownership mindset - you'll need to figure things out on your own at times and take responsibility for your work
  • The willingness to learn and grow

Key Program Facts:

  • Program Length: 16-month co-op internship
  • Location: Mississauga, Ontario, Canada
  • Working Model: Hybrid (combination of remote work and in-office collaboration at our Mississauga office)
  • Full-Time/Part-Time: Full-time (40 hours per week)
  • Start Date: May 2027

Equal Opportunity Statement:

Synopsys is committed to creating an inclusive workplace and is an equal opportunity employer. We welcome all qualified applicants to apply, regardless of age, color, family or medical leave, gender identity or expression, marital status, disability, race and ethnicity, religion, sexual orientation, or any other characteristic protected by local laws. If you need assistance or a reasonable accommodation during the application process, please reach out to us.

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact [email protected].

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
390,105 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
In office • 8+ years exp
Perl
Python
SystemVerilog
Verilog
Chips/EDA
Cadence Xcelium
UVM
Apply
In office • 10+ years exp • Bachelor's Degree
C++
Python
SystemVerilog
Verilog
Chips/EDA
Synopsys HAPS
Xilinx Vivado
Apply
$62k – $89k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • Vancouver
Perl
Python
Apply
In office
SystemVerilog
Chips/EDA
UVM
Apply
In office • Bachelor's Degree
Python
DevOps
HPC
Robotics
NVIDIA Omniverse
Apply
In office
SystemVerilog
Chips/EDA
UVM
Apply
In office • 8+ years exp • Bachelor's Degree
Apply
In office • 2+ years exp
Apply
In office • 5+ years exp • Bachelor's Degree
Chips/EDA
Ansys RedHawk
Ansys Totem
Synopsys 3DIC Compiler
Synopsys Fusion Compiler
Synopsys PrimePower
Synopsys PrimeTime
Apply
In office • 8+ years exp
Perl
Python
SystemVerilog
Verilog
Chips/EDA
Cadence Xcelium
UVM
Apply
See all jobs
This is one of many
390,105 more open roles from verified company boards, updated every day.