Location
In office
Seniority
Senior · 1+ year exp
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.
Job Description and Requirements
Introduction
- SNPS is the world number one IP provider with many experts from around the world and talented highly motivated Viet Nam engineering team.
- Analog Mixed Signal (AMS) Team is responsible for the most advanced multi-dies interface technology: UCIe, AIB, OHBI. Our team is seeking for great Fresh and Junior level Engineer.
- If you are an fresh graduated or have 1-2 years of experience in IC design, a great team player, willing to learn - this should be a perfect opportunity for you.
Opportunities
- SNPS is the world number one IP provider. To be trained and developed by many experts from around the world and talented highly motivated Viet Nam engineering team
- Professional, innovative, fair and fun working environment. Strong culture company.
- Competitive salary and benefit. Strong support from company for health: Insurance, Sport clubs: Football, Ping-Pong, Badminton, Yoga, Zumba …
- Strong support from company for team building, social activities: Team trip, Family Day…
- Opportunity to get in touch with the complete design flow of a real complicated Analog Mixed Signal Design from specification to silicon.
- Chance to work with bleeding edge technologies that enable Data Center, AI/ML, 5G applications.
- Clear career path of self-development to either Technical Expert or Design Leader/Manager
- Travel to USA, Europe and Asia for training or on-site support.
Job Descriptions
- Will be trained to work on
- Work on custom layout Analog IPs like High Speed IOs, PLL, DLL, Bandgap, High Speed macros for PHY, Clock trees…
- Floor planning, power design, signal routing strategy, EMIR awareness, parasitic optimization for layout blocks from schematics
- Do layout verification for DRC/LVS/ERC/ANT/ESD/DFM
- Complete all design quality checks and data quality checks
- Report design and status to mentors and design leads.
- Create documents that required by the given tasks
Skills Requirements:
- BS in Electronics Engineering, Electromechanics, Telecommunications.
- 1/2 years of experience in related fields of IC designs is a plus.
- Interested in IC design and desire to persuade long term career path with IC design.
- Good English communication verbally and in writing.
- Good team player, willing to help others.
- Highly responsible
- Self-motivated
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
657,709 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Recommended for you based on this role
Similar stack
Same company
In your city
ASIC Digital Verification, Principal Engineer 18720
11 hours ago
In office
SystemVerilog
Chips/EDA
Siemens ModelSim
UVM
Apply
Applications Engineering, Staff Engineer - 18837
11 hours ago
In office • 5+ years exp
Python
Verilog
SystemVerilog
VHDL
Perl
AI/ML
Model Context Protocol
Multimodal AI
Chips/EDA
Synopsys PrimeTime
Synopsys SpyGlass
Apply
Applications Engineering, Engineer
11 hours ago
≈ $29k – $62k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Ho Chi Minh City
Python
Perl
Apply
SerDes/DSP System, Sr Architect - 18614
11 hours ago
In office • 13+ years exp • Master's Degree
Python
Verilog
SystemVerilog
MATLAB
MATLAB
Simulink
Apply
SOC Engineering, Principal Engineer - 16909
11 hours ago
In office • 10+ years exp • Bachelor's Degree
Python
Chips/EDA
Ansys RedHawk
Synopsys PrimePower
Apply
This is one of many
657,709 more open roles from verified company boards, updated every day.

