429,202open jobs
14,519companies
63,931added this week
Browse all
Location
In office
Seniority
Staff · 12+ years exp
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You are a passionate and experienced circuit designer, eager to push the boundaries of Non-Volatile Memory (NVM) technology. With a robust background in analog circuit design and hands-on experience leading NVM projects through all stages of development, you thrive in dynamic, cross-functional environments. Your expertise covers both the theoretical and practical aspects of memory architecture, device physics, and advanced process nodes, including deep insight into layout considerations and the subtleties of parasitic effects, matching techniques, and signal integrity.

As a team player, you communicate effectively across cultures and disciplines, collaborating seamlessly with engineers, layout designers, and application specialists. You are highly self-motivated, detail-oriented, and take pride in delivering innovative, high-quality IP solutions. Your analytical mindset and problem-solving skills enable you to tackle complex electrical issues, perform root cause analysis, and develop robust solutions that drive successful silicon outcomes. You are comfortable with modern EDA tools, have a knack for debugging at the silicon level, and are well-versed in statistical design methodologies. Whether supporting sales teams during customer engagements or mentoring junior engineers, you bring leadership, initiative, and a drive for continuous improvement to every project. Above all, you are passionate about shaping the future of memory technology and making a tangible impact in a global leader like Synopsys.

What You’ll Be Doing:

  • Leading the NVM TestChip and IP design flow across multiple technologies and foundries, ensuring robust and scalable solutions for diverse applications.
  • Architecting, designing, and verifying CMOS-based non-volatile memory IP modules, from concept to production tapeout.
  • Collaborating with product engineers to perform silicon verification, in-depth testing, and debugging to validate IP performance on silicon.
  • Conducting post-layout extraction, simulation, and comprehensive testing in conjunction with silicon validation teams.
  • Working closely with on-site and off-site design, layout, and CAD teams to optimize design methodologies and ensure project success.
  • Partnering with layout designers on floor planning of memory arrays and analog blocks for performance, area, and manufacturability optimization.
  • Serving as the technical expert to support Sales and Application Engineers during complex pre- and post-sales customer engagements, ensuring customer satisfaction and successful product adoption.

The Impact You Will Have:

  • Driving the development of next-generation NVM IP that powers cutting-edge semiconductor products worldwide.
  • Enhancing the reliability, performance, and scalability of Synopsys’ memory solutions, directly influencing customer product success.
  • Accelerating time-to-market for advanced SoCs by delivering robust, silicon-proven NVM IP.
  • Contributing to the adoption of best-in-class design methodologies, elevating design quality and productivity across the organization.
  • Empowering cross-functional teams with your technical leadership, mentoring, and collaborative spirit.
  • Shaping the roadmap of memory technology in advanced process nodes, positioning Synopsys as a leader in the industry.
  • Ensuring seamless customer experiences by providing expert technical support and resolving complex design challenges.

What You’ll Need:

  • 5-12+ years of industry experience in circuit design, with a strong emphasis on analog circuit design and analysis; memory design experience is a significant plus.
  • Deep understanding of layout considerations for advanced nodes, including parasitic effects, matching techniques, and signal integrity.
  • Expertise in electrical problem-solving, including root cause analysis of circuit failures and development of effective solutions.
  • Hands-on experience with TestChip tapeout flows, silicon debugging (FIB, micro-probing, post-layout RC extraction), and statistical design methodologies (e.g., Monte-Carlo analysis).
  • Strong transistor-level analog design skills, including sense-amplifier, charge pump, high voltage regulator, and bandgap reference circuit design.
  • Proficiency with circuit simulation tools (HSIM, HSPICE, etc.) and custom schematic/layout editors (e.g., Custom Compiler).
  • Experience with low power design, power management circuitry, and FinFET design is a plus.

Who You Are:

  • A collaborative team player who thrives in multicultural, cross-functional teams.
  • Independent, self-motivated, and able to manage multiple priorities in a fast-paced environment.
  • Detail-oriented with a strong commitment to quality and innovation.
  • Excellent communicator, both written and verbal, able to articulate complex technical concepts to diverse audiences.
  • Proactive problem-solver with a passion for continuous learning and technical excellence.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
429,202 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
In office • Bachelor's Degree
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Apply
In office • 2+ years exp • Bachelor's Degree
Chips/EDA
Cadence Virtuoso
Synopsys Custom Compiler
Apply
In office • 5+ years exp • Bachelor's Degree
Chips/EDA
Synopsys IC Compiler II
Synopsys Custom Compiler
Apply
In office • 12+ years exp • Master's Degree
Python
Verilog
Perl
Chips/EDA
Synopsys HSPICE
Synopsys StarRC
Apply
In office • 7+ years exp • Master's Degree
Python
Verilog
Perl
Chips/EDA
Synopsys HSPICE
Synopsys StarRC
Apply
In office • 10+ years exp • Bachelor's Degree
Python
Go
JavaScript
TypeScript
C++
AI/ML
LangGraph
AutoGen
LangChain
Model Context Protocol
Embeddings
Prompt Engineering
Function Calling
AI Agents
Semantic Kernel
CrewAI
LLM
RAG
Google ADK
Hallucination
OpenAI
Human-in-the-Loop
LLM Guardrails
Tool Use
DevOps
GCP
Azure
CI/CD
Git
AWS
Docker
Kubernetes
Vector
Apply
In office • 12+ years exp • Bachelor's Degree
AI/ML
Embeddings
LLM
RAG
DevOps
GCP
Azure
AWS
Docker
Kubernetes
Cybersecurity
GDPR
Apply
AI, Sr Architect 1 day ago
In office • 15+ years exp • Bachelor's Degree
Python
Go
JavaScript
C++
AI/ML
LangGraph
AutoGen
LangChain
Model Context Protocol
Embeddings
Prompt Engineering
Function Calling
AI Agents
Semantic Kernel
CrewAI
LLM
RAG
Google ADK
Hallucination
Human-in-the-Loop
LLM Guardrails
Tool Use
DevOps
GCP
Azure
CI/CD
Git
AWS
Docker
Kubernetes
Vector
Apply
In office • Bachelor's Degree
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Apply
In office • 6+ years exp • Master's Degree
Verilog
MATLAB
MATLAB
Simulink
Apply
See all jobs
This is one of many
429,202 more open roles from verified company boards, updated every day.