2,076,376open jobs
123,082companies
241,866added this week
Browse all
Salary
≈ $27k – $58k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Architect · 15+ years exp

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Oct 30, 2026. Synopsys scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Synopsys is an American software company founded in 1986 that supplies electronic design automation tools used to design and verify integrated circuits, together with a large portfolio of licensable semiconductor IP such as interface, memory and processor blocks. Its 2025 acquisition of Ansys added engineering simulation software for structures, fluids and electromagnetics, while it sold its application security business, now Black Duck, in 2024. Listed on Nasdaq, it hires applications engineers, SoC solutions engineers and R&D staff in the United States, India and Vietnam. The company is headquartered in Sunnyvale, California, United States.

Job Description and Requirements

IP Subsystems Architect

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You are an experienced and visionary ASIC digital design architect who thrives in a fast-paced, collaborative environment. You bring a passion for solving complex system-level challenges and a track record of delivering innovative, high-quality silicon solutions. Your deep understanding of IP and SoC architectures enables you to see the big picture while meticulously refining subsystem details. You are comfortable navigating ambiguity, building consensus across diverse teams, and translating product requirements into robust, scalable architectures.

Your leadership inspires those around you, and you excel at mentoring and empowering engineers to reach their full potential. You are adept at balancing trade-offs across performance, power, area, and security, always striving for the optimal solution. Communication is your strength-you articulate technical concepts clearly to both technical and non-technical stakeholders, ensuring alignment and shared understanding. With a growth mindset, you embrace new challenges, technologies, and methodologies, continuously seeking opportunities to innovate and improve.

You value inclusion and diversity, recognizing that the best ideas emerge from a culture where everyone feels empowered to contribute. You are eager to make an impact at a global leader like Synopsys, helping to accelerate the Era of Smart Everything and shaping the future of technology.

What You’ll Be Doing:

  • Defining architectural specifications for complex subsystems (e.g., memory controllers, compute blocks, interconnect clusters, power management units, or communication subsystems).
  • Translating system-level requirements into detailed subsystem architectures, optimizing for performance, bandwidth, latency, power, and reliability.
  • Integrating multiple IP blocks into cohesive subsystems, ensuring seamless interoperability, dataflow alignment, and compliance with SoC-level constraints.
  • Leading cross-functional collaboration with hardware, software, verification, and physical design teams to ensure subsystem feasibility and correctness.
  • Establishing and guiding verification and validation strategies, including defining coverage requirements and participating in silicon bring-up and debug sessions.
  • Producing comprehensive architecture documents, specifications, and guidelines, and clearly communicating architectural intent to a wide range of stakeholders.
  • Mentoring and coaching engineers, driving best practices, and fostering a culture of technical excellence.

The Impact You Will Have:

  • Shape the architecture of industry-leading silicon IP and subsystem solutions that power millions of devices worldwide.
  • Accelerate time-to-market for differentiated products by ensuring robust and efficient subsystem design and integration.
  • Reduce risk through rigorous requirements management, architectural clarity, and cross-functional alignment.
  • Enhance product performance, power efficiency, and reliability, directly impacting customer satisfaction and competitive advantage.
  • Foster innovation by mentoring teams, introducing new methodologies, and championing best practices.
  • Strengthen Synopsys’ position as a trusted technology leader in the semiconductor ecosystem.

What You’ll Need:

  • Bachelor’s or Master’s degree in Electronics or a related field, with 15+ years of industry experience.
  • At least 10 years in semiconductor design, IP integration, or SoC/subsystem architecture roles.
  • Deep expertise in Verilog/SystemVerilog, simulation tools, and advanced verification methodologies (e.g., SV UVM, BFM development).
  • Proficiency with industry-standard interface protocols (AMBA APB/AXI/CHI, DDR, PCIe, Ethernet, USB, UFS, etc.).
  • Experience with synthesis, lint, CDC, low-power flows, and achieving verification closure.
  • Strong documentation and communication skills for effective cross-team alignment and requirements management.

Who You Are:

  • A strategic thinker with exceptional leadership and mentoring capabilities.
  • A collaborative partner who thrives in diverse, cross-functional teams.
  • An excellent communicator, able to tailor messaging for both technical and non-technical audiences.
  • Innovative and proactive, always seeking opportunities to improve processes and outcomes.
  • Resilient and adaptable, comfortable with change and ambiguity.
  • Committed to fostering an inclusive and empowering team culture.

The Team You'll Be Part Of

  • Your recruiter will share more about the team structure and mission during the interview process.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,076,376 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $20k – $52k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Bengaluru
SystemVerilog
AI/ML
Vertex AI
TPU
Machine Learning
DevOps
GCP
Chips/EDA
UVM
Apply
≈ $19k – $51k per year (Estimated) · In office · Bachelor's Degree · Bengaluru
Python
C++
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
≈ $25k – $56k per year (Estimated) · In office · Bengaluru
Apply
≈ $25k – $56k per year (Estimated) · In office · Bengaluru
Apply
≈ $33k – $70k per year (Estimated) · In office · Full-Time · 10+ years exp · Bachelor's Degree · Hyderabad
SystemVerilog
AI/ML
Machine Learning
Chips/EDA
UVM
Apply
Staff Engineer 3 hours ago
≈ $35k – $75k per year (Estimated) · In office · Nationals only · Full-Time · 7+ years exp · Bachelor's Degree · Bengaluru
Python
SystemVerilog
AI/ML
Machine Learning
Chips/EDA
UVM
Apply
≈ $35k – $73k per year (Estimated) · In office · Nationals only · Full-Time · 7+ years exp · Bachelor's Degree · Bengaluru
Python
Verilog
C++
SystemVerilog
Perl
AI/ML
Machine Learning
Chips/EDA
UVM
Synopsys Verdi
Apply
≈ $32k – $68k per year (Estimated) · In office · Nationals only · Full-Time · 10+ years exp · Hyderabad · Bengaluru
Verilog
SystemVerilog
VHDL
Chisel
AI/ML
Machine Learning
Chips/EDA
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
RTL Design Developer 3 hours ago
≈ $17k – $39k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Apply
≈ $24k – $58k per year (Estimated) · Remote (India) · Full-Time · 7+ years exp · Bengaluru
DevOps
Configuration Management
Management
Agile
Apply
See all jobs
This is one of many
2,076,376 more open roles from verified company boards, updated every day.