433,876open jobs
14,834companies
65,066added this week
Browse all
Location
In office
Seniority
Staff · 8+ years exp
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You are a dynamic engineer with working experience in RTL implementation, DFT/BIST, verification, flow automation and understanding of hierarchical SoC architectures and IEEE1149/1500 and 1687standards and pattern porting. You should have a passion for working with the best of the brains in the industry in developing end-to-end solutions and deploying them in our premier customer base. Your technical excellence and analytical skills, coupled with strong communication and interpersonal skills, make you an asset to any team. You excel in communication, teamwork, and multitasking, and have experience working in cross-functional, multi-site environments.

What You’ll Be Doing:

  • Working closely with a world-class R&D team, you’ll be at the center of developing and bringing an end-to-end solution to our wide variety of customers in the domain of Silicon Lifecycle Management (SLM) built over a robust DFT framework.
  • Working closely with customers, you will bring detailed requirements into the factory to enable R&D for strong, robust, and successful product development.
  • Working closely with product development team, you will validate an end-to-end solution both internally (before shipment) as well as in customer environment.
  • Driving the deployment and smooth execution of SLM and Test solutions into customers’ projects.
  • Enabling customers to realize the value of silicon health monitoring using a robusta DFT framework throughout the lifecycle of silicon bring-up, validation, through in-field operations.

The Impact You Will Have:

  • Enhancing Synopsys’ Silicon Lifecycle Management (SLM) and DFT IP portfolio and end-to-end solution.
  • Driving the adoption of Synopsys’ SLM and DFT solutions at premier customer base worldwide.
  • Influencing the development of next-generation SLM IPs and solutions.

What You’ll Need:

  • BSEE/MSEE in Electrical Engineering, Computer Engineering, or related field.
  • 8 years of hands-on experience with DFT/BIST insertion, RTL design, and functional verification.
  • Good exposure to JTAGIEEE 1149.1, IEEE 1687/1500, Testdata access mechanism.
  • Knowledge on memory defectivities soft errors and reliability.
  • Familiarity with error correcting codes such as Hamming and Hsiao
  • Hands-on experience in dealing withhierarchicalSoCs,1149.1/1500/1687 standards and pattern porting
  • Familiarity with either Synopsys TestMAX Tool chain or competitive offerings
  • Debugging abilities to identify and resolve issues in functional verification in UVM environment.
  • Hands on experience inflow automation.
  • Knowledge of Synthesis is a must with understanding of timing constraints (SDC).
  • Knowledge of Lint, CDC, RDC is a plus.
  • Knowledge of physical implementation is not a must, but good to have.
  • Ability to evaluate technical suggestions from customers and work with internal teams (product management/R&D) to make decisions
  • Customer facing experience is a plus - educating/guiding customer on technical details of a solution
  • Good to have:
  • Hands-on bring-up and debug experience of silicon is a plus
  • Architecture/micro-architecture experience
  • Understanding ofGenAI and Agentic AI workflows.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
433,876 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
$27k – $63k per year (Estimated) • In office • Full-Time • 5+ years exp • Bengaluru
Chips/EDA
Cadence Xcelium
UVM
Synopsys ZeBu
Cadence Palladium
Apply
$26k – $57k per year (Estimated) • In office • Full-Time • 3+ years exp • Bengaluru
SystemVerilog
Chips/EDA
UVM
Apply
$35k – $74k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Bengaluru
Verilog
SystemVerilog
Frontend
Lighthouse
Chips/EDA
Cadence Xcelium
UVM
Cadence JasperGold
Formal Verification
Synopsys Verdi
Cadence vManager
Apply
$34k – $83k per year (Estimated) • In office • Full-Time • 10+ years exp • Bengaluru
Verilog
SystemVerilog
AI/ML
Claude
Chips/EDA
UVM
Apply
In office • 15+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
In office • 10+ years exp • Bachelor's Degree
Python
Go
JavaScript
TypeScript
C++
AI/ML
LangGraph
AutoGen
LangChain
Model Context Protocol
Embeddings
Prompt Engineering
Function Calling
AI Agents
Semantic Kernel
CrewAI
LLM
RAG
Google ADK
Hallucination
OpenAI
Human-in-the-Loop
LLM Guardrails
Tool Use
DevOps
GCP
Azure
CI/CD
Git
AWS
Docker
Kubernetes
Vector
Apply
In office • 12+ years exp • Bachelor's Degree
AI/ML
Embeddings
LLM
RAG
DevOps
GCP
Azure
AWS
Docker
Kubernetes
Cybersecurity
GDPR
Apply
AI, Sr Architect 1 day ago
In office • 15+ years exp • Bachelor's Degree
Python
Go
JavaScript
C++
AI/ML
LangGraph
AutoGen
LangChain
Model Context Protocol
Embeddings
Prompt Engineering
Function Calling
AI Agents
Semantic Kernel
CrewAI
LLM
RAG
Google ADK
Hallucination
Human-in-the-Loop
LLM Guardrails
Tool Use
DevOps
GCP
Azure
CI/CD
Git
AWS
Docker
Kubernetes
Vector
Apply
In office • Bachelor's Degree
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Apply
In office • 6+ years exp • Master's Degree
Verilog
MATLAB
MATLAB
Simulink
Apply
See all jobs
This is one of many
433,876 more open roles from verified company boards, updated every day.