368,634open jobs
9,437companies
50,578added this week
Browse all
Salary
$112k – $168k per year
Location
In office
Seniority
Senior · 5+ years exp
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

General Information

Job Title

Application Engineer-Staff Engineer-18351

Job ID

18351

City

Austin

State/Province

Texas

Date Posted

11-Aug-2026

Job Category

Engineering

Job Subcategory

Applications Engineering

Hire Type

Employee

Remote Eligible

No

Base Salary Range: $112000 - $168000

Descriptions & Requirements

Job Description and Requirements

We Are:

Synopsys is the leader in engineering solutions from silicon to systems, powering the era of pervasive intelligence. Our technologies help drive innovation across chip design, verification, and IP integration, enabling breakthroughs from AI systems to autonomous vehicles. Join us to help accelerate the next generation of technology.

You Are:

You are a motivated Application Engineering professional with a solid foundation in ASIC SOC design and familiarity with high-speed protocols such as PCIe, SerDes and DDR. You bring hands-on experience in simulation, synthesis, and static timing analysis, along with strong analytical and problem-solving skills. You are excited to support customers as they integrate leading Interface IP into complex SoC designs.

What You’ll Be Doing:

  • Supporting Interface IP customers with integration across the SoC design flow
  • Assisting with technical issue resolution and integration reviews
  • Helping with silicon and system bring-up, including debugging critical issues
  • Collaborating with internal teams to deliver solutions aligned to customer requirements
  • Staying current with industry standards, protocol developments, and application trends
  • Traveling occasionally to support customer engagements

The Impact You Will Have:

  • Supporting successful adoption and integration of Synopsys Interface IP products
  • Helping customers move development forward through effective technical support
  • Contributing to customer success by helping resolve integration issues efficiently
  • Building experience with advanced IP and high-speed interface technologies
  • Contributing to Synopsys’ reputation as a trusted customer partner

What You’ll Need:

  • Bachelor’s or Master’s degree in Electrical Engineering or a related field, with a focus on ASIC SOC design
  • 5+ years of experience in design, verification, or application engineering
  • Proficiency in RTL coding with Verilog and/or System Verilog
  • Experience with high-speed protocols such as PCIe, Ethernet and DDR
  • Hands-on experience with simulation, synthesis, and static timing analysis (STA)
  • Familiarity with UNIX environments and ASIC/SoC tape-out flows
  • Knowledge of CDC, RDC, lint, and DFT is a plus

Who You Are:

  • Curious, results-oriented, and able to manage multiple priorities
  • Strong in verbal and written communication in English
  • Effective at collaborating across teams
  • Analytical, thoughtful, and strong at solving technical problems
  • Willing to travel occasionally as needed

The Team You’ll Be A Part Of:

This team helps customers integrate Interface IP into SoC designs, navigate design flows, debug critical issues, and support silicon bring-up. Working closely with customers and internal partners, the team contributes to successful deployment across a range of market segments.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits. Details will be provided during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.

  • Back to job list

Apply

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,634 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
$19k – $49k per year (Estimated) • In office • Tomsk
MATLAB
SystemVerilog
Verilog
MATLAB
Simulink
Chips/EDA
Xilinx Vivado
Apply
$55k – $153k per year (Estimated) • In office • Full-Time • Bristol
SystemVerilog
Verilog
VHDL
Chips/EDA
UVM
Apply
$18k – $49k per year (Estimated) • Remote/Hybrid • Bachelor's Degree • Tomsk
MATLAB
SystemVerilog
Verilog
MATLAB
Simulink
Apply
$101k – $201k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Melbourne
Verilog
VHDL
Chips/EDA
HDL Coder
Siemens ModelSim
Xilinx Vivado
Apply
$100k – $500k per year • In office • Full-Time • 1+ year exp • Fort Collins
C++
Python
SystemVerilog
Cython
C++
CMake
Cython
PyBind11
AI/ML
ChatGPT
Claude
Copilot
Edge AI
Chips/EDA
Synopsys ZeBu
Apply
$157k – $235k per year • In office • 8+ years exp • Bachelor's Degree
Verilog
VHDL
Apply
$208k – $312k per year • In office • 12+ years exp • Bachelor's Degree
Chips/EDA
Cadence Palladium
Siemens Veloce
Synopsys HAPS
Synopsys ZeBu
Apply
$101k – $151k per year • In office • 2+ years exp • Bachelor's Degree
C++
Fortran
C
C++
CMake
Conan
C
MPI
AI/ML
CUDA
CUDA Toolkit
OpenMP
DevOps
Azure
Azure DevOps
CI/CD
Docker
Git
HPC
Apply
Synopsys 4 days ago
$36k – $74k per year (Estimated) • In office • 12+ years exp • Noida
Perl
SystemVerilog
Verilog
Chips/EDA
Synopsys Fusion Compiler
Apply
Synopsys 4 days ago
Remote/Hybrid • 5+ years exp • Bachelor's Degree
C++
Fortran
DevOps
HPC
Apply
See all jobs
This is one of many
368,634 more open roles from verified company boards, updated every day.