2,075,358open jobs
123,041companies
241,367added this week
Browse all
Salary
≈ $127k – $253k per year (Estimated)
Location
Remote (United States)
Seniority
Senior · 7+ years exp
Employment
Contractor

Confirmed on the employer's own hiring board on Oct 30, 2026. First seen by Alion on Oct 14, 2026.

Overview
Company
Impact
Profile match
Verilab is a design verification consultancy that helps semiconductor companies verify chip designs. Co-founded in Scotland in 2000 by CEO Tommy Kelly, it works on audio, automotive, communications, processor, space and video designs. The company is based in Lakeway, Texas.

Description

Job Summary

Verilab is seeking an experienced verification engineer for a contract engagement supporting our clients with high quality verification services. Our projects span a diverse range of designs and application areas, including audio, automotive, communications, processors, space, and video.

As a contractor, you will contribute your expertise to verification planning and implementation, with responsibilities defined by the scope of the engagement. You will develop robust verification environments, address complex technical challenges, and help achieve project milestones and verification closure.

You will collaborate with Verilab consultants and client engineering teams, bringing technical insight, clear communication, and ownership of your deliverables. This is an opportunity to apply your experience to challenging designs while working alongside some of the most knowledgeable people in the industry.

Requirements

Key Qualifications

  • BSc/MSc in Electronic Engineering, Computer Engineering, or Computer Science.
  • At least 7 years of project-proven verification experience.
  • Strong SystemVerilog/UVM development experience, including:
  • Block and integration level verification.
  • Development of coverage driven, self-checking verification environments from scratch.
  • High level sequence based stimulus.
  • Complex transaction based checkers, including scoreboards with data translation and ordering.
  • Register models.
  • Specification level checks for protocols such as AXI, DDRx, PCIe, and USBx.
  • Demonstrated verification planning experience, including:
  • Requirements capture and traceability.
  • Effort estimation and prioritization.
  • Use of metrics to assess progress and determine verification closure.
  • Ability to take ownership of agreed deliverables, from planning through implementation.
  • Experience meeting demanding project deadlines and resolving technical challenges.
  • Effective communication and collaboration with consultants, clients, and engineering teams.

Additional Requirements

Additional Requirements

  • All candidates must be a US person (citizen or permanent resident).
  • The ability to travel is required.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,075,358 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
In your city
≈ $143k – $263k per year (Estimated) · In office · 10+ years exp · Master's Degree · Gresham
Python
MATLAB
Chips/EDA
Photolithography
Plasma Etch
CVD
JMP
TCAD
Apply
$100k – $150k per year · In office · TS/SCI · Full-Time · 5+ years exp · Bachelor's Degree · Irvine
Apply
Architect 1 hour ago
$160k – $280k per year · Hybrid · Full-Time · 7+ years exp · Bachelor's Degree · Palo Alto
Python
Verilog
C++
SystemVerilog
Perl
SystemC
Chips/EDA
Synopsys Design Compiler
Cadence Genus
Apply
≈ $100k – $192k per year (Estimated) · Hybrid · Full-Time · 4+ years exp · Bachelor's Degree · Chandler · Hillsboro
Chips/EDA
JMP
Apply
≈ $153k – $282k per year (Estimated) · Hybrid · Full-Time · 6+ years exp · Bachelor's Degree · Hillsboro · Santa Clara · Austin · Phoenix
DevOps
Linux
Unix
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Cadence Pegasus
Apply
See all jobs
This is one of many
2,075,358 more open roles from verified company boards, updated every day.