Overview
News
Technologies
Salaries
Products
People
Growth
Jobs
Financials
Overview
Semiconductor Engineering is a technical media and research organization based in San Jose, California, and founded in 2013. The company provides in-depth news, analysis, and technical papers focused on the design, manufacturing, testing, and integration of advanced semiconductor technologies. It operates as a global information hub for chip engineers and industry professionals, offering newsletters, webinars, and specialized research reports.
News
How Data Center AI Can Keep Growing, Despite Supply Chain Bottlenecks
Efficiency is key for the next two to five years. But what happens when supply eventually catches up?
Read more
Report
Research Bits: Aug. 10
Thin chip stacking; analog CAM with MoS2; sensor-level processing and memory.
Read more
Report
Mathematical Model Explains Bondwave Velocity and its Acceleration in Direct Wafer-Wafer Bonding (imec)
An imec researcher published a technical paper titled
Read more
Report
Scale Up, Scale Out Challenges Amplified For Clusters
Compute clusters offer more processing capacity but at the cost of higher power. Software is needed to allocate resources effectively and optimize networking and memory.
Read more
Report
Humanoid Robots Applications
Solutions supporting every key humanoid robot function, including force and touch sensors, GaN for robotics, MCUs, motor control, battery management systems and power management.
Read more
Report
Pro access
Upgrade to see all 40 mentions
Upgrade to a paid plan to read every media mention of this company - funding news, awards, product launches and press releases from all the outlets writing about it.
Every media mention and press release
Funding news, awards and product launches
Fresh coverage from every outlet writing about the company
Upgrade now
Cancel anytime. Secure checkout. Instant activation.
Technologies
Tech DNA
Python
C++
Verilog
UVM
LangChain
PyTorch
PostgreSQL
Oracle
Azure SQL Database
Azure
AWS
GCP
LLM
Claude
Gemini
AI/ML
Python
C++
SQL
MATLAB
Cython
Julia
AI Agents
CI/CD
LLM
Azure
RAG
HPC
GitHub
AWS
LangChain
Claude
Spark
Copilot
GCP
Jenkins
Git
PyTorch
Claude Code
SLURM
Configuration Management
Kubernetes
SLI/SLO/SLA
Terraform
PyTorch C++
Embeddings
TensorFlow
Function Calling
CUDA
CUDA Toolkit
Model Context Protocol
Structured Outputs
GitHub Actions
Docker
VMWare
Ansible
IAM
LLVM
TensorFlow C++
Gemini
Prompt Engineering
OpenMP
LLM Guardrails
Azure DevOps
Grafana
KVM
Prometheus
Dask
PyBind11
Qt
STL
Ray
Quantization
VLM
vLLM
Cursor
Qwen
BERT
Context Engineering
TGI
InfiniBand
Incident Management
Shift-Left
Datadog
GitLab CI
GitOps
Helm
Platform Engineering
QEMU
Windows Server
OpenStack
Red Hat
GitLab
PostgreSQL
Oracle
Computer Vision
NLP
Scikit-learn
Kubeflow
MLFlow
Aider
OpenCL
Knowledge Distillation
TensorRT
TensorRT-LLM
AutoGen
Fine-tuning
LangGraph
Llama
LoRA
Triton
PEFT
DeepSeek
Dify
Transfer Learning
Amazon SageMaker
NIST AI RMF
LLM Evaluation
GPT-5
Edge AI
cuDNN
OpenAI
OpenAI Codex
CircleCI
Service Mesh
AWS Lambda
CloudFormation
Google Cloud Run
Alertmanager
OpenShift
Azure SQL Database
MariaDB
PyQt
Simulink
CNN
ONNX
Vector
Bazel
Hardware
Verilog
SystemVerilog
VHDL
C
TCL Scripting
SystemC
Assembly
Embedded C
Rust
UVM
Formal Verification
Cadence Xcelium
Cadence Palladium
Cadence Protium
Cadence Virtuoso
Cadence Conformal
Cadence Pegasus
Siemens Veloce
Synopsys ZeBu
MPI
Cadence Quantus
Synopsys PrimeTime
Cadence Allegro
Cadence Sigrity
GCC
Synopsys Fusion Compiler
Cadence VIP
Cadence Innovus
Valgrind
Keystone Engine
Cadence JasperGold
Synopsys IC Compiler II
Cadence AMS Designer
Cadence Spectre
Synopsys HSPICE
Cadence Tempus
Altium Designer
KiCad
Mentor Xpedition
Cadence vManager
Cadence Modus
Synopsys Design Compiler
Cadence Clarity 3D Solver
Ansys RedHawk
Cadence Genus
Security
Perl
Bash
JavaScript
Ruby
PowerShell
Zero Trust
ISO 27001
Shift-Left Security
Threat Modeling
CIS Benchmarks
GDPR
HIPAA
SOC 2
Fortify
SonarQube
Sonatype Nexus IQ
Checkmarx
SBOM
SLSA
Snyk
Veracode
Microsoft Defender
Microsoft Defender for Cloud
Prisma Cloud
Wiz
Open Policy Agent
Least Privilege
Data Science
Fortran
Plotly
Power BI
Tableau
ETL/ELT
Backend
Java
C#
PHP
Celery
.NET
Apache Tomcat
Spring Boot
Rest API
Other
Apex
Salesforce
Jira
MVVM
Playwright
JQuery
Digital Twin
Clean Architecture
Selenium
Pytest
HubSpot
Marketo
Linear
SolidWorks
Stack modernity
80/100
How modern this stack is, based on technology relevance, AI adoption and the share of legacy tools.
In-demand technologies
Python
107 jobs
Required
$236k
+31% vs market
C++
90 jobs
Required
$218k
+9% vs market
Verilog
62 jobs
Required
$236k
+19% vs market
SystemVerilog
52 jobs
Required
$236k
+8% vs market
UVM
43 jobs
Required
$120k
-45% vs market
Perl
42 jobs
Required
$270k
+46% vs market
AI Agents
30 jobs
Required
$286k
+29% vs market
CI/CD
24 jobs
Required
$254k
+58% vs market
Salary medians are calculated from this company's open jobs and compared with the market.
Industry adoption
Python
13%
SQL
10%
CI/CD
10%
JavaScript
9%
AWS
8%
Docker
8%
Share of companies in the same industry that use each technology.
Stack changes
Pytest
Aug 2026
ETL/ELT
Aug 2026
OpenAI Codex
Aug 2026
OpenAI
Aug 2026
cuDNN
Aug 2026
GitLab
Aug 2026
Edge AI
Aug 2026
Least Privilege
Aug 2026
Technologies recently added to or removed from this company's stack - a signal of tech migrations and new initiatives.
Salary insights
Compensation ranges based on this company's open jobs
Median
$254k
Typical range
$98k – $390k
Open positions
66
59
Jobs
Junior
1.7%
Middle
11.9%
Senior
11.9%
Staff
18.6%
Principal
33.9%
Architect
22%
| Level | Jobs | Median | Typical range |
|---|---|---|---|
| Junior | 1 | $165k | $165k |
| Middle | 7 | $189k | $98k – $213k |
| Senior | 7 | $254k | $164k – $390k |
| Staff | 11 | $213k | $120k – $332k |
| Principal | 20 | $257k | $218k – $364k |
| Architect | 13 | $306k | $247k – $332k |
Highest paying role
Application Engineer, RTL2GDS Sr Director
$390k
Normalized to USD per year
Growth
Hiring Momentum
78/100
Scaling fast
Open positions
238
40 opened / 30 closed in 30 days
Median time-to-fill
10 days
faster than 65% of the market
ATS activity
Every ~11 hours
Today
Hiring Dynamics
+100%
Hiring Focus
The percentage next to each role is its share of the company's job openings over the last 90 days; the arrow shows the shift versus the previous period.
Backend
31% ▲
Hardware
27% ▼
Product
13% ▲
DevOps
7% ▼
AI/ML
4% ▼
QA
4%
Actively hiring for Hardware (+27 in 30 days)
Activity Timeline
New location: Burlington
Aug 2026
New location: Petah Tikva
Aug 2026
New location: Hsinchu
Aug 2026
New location: Cambridge
Aug 2026
New location: Yokohama
Aug 2026
New location: Belo Horizonte
Aug 2026
New location: Austin
Aug 2026
New location: Irvine
Aug 2026
New location: San Jose
Aug 2026
New location: Noida
Aug 2026
New location: Munich
Aug 2026
New location: Bengaluru
Aug 2026
Jobs
≈ $27k – $71k per year (Estimated) • In office • Full-Time • 7+ years exp • Pune
C#
C++
Java
Python
Azure
CI/CD
Git
QA
Pytest
Apply
In office • Full-Time • Seoul
C++
SystemVerilog
Verilog
Apply
≈ $28k – $74k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Noida
C++
Python
Cadence Pegasus
Apply
In office • Full-Time • Master's Degree • Beijing
C++
Cadence AMS Designer
Cadence Spectre
Cadence Xcelium
Apply
In office • Full-Time • Master's Degree • Hsinchu
C++
Apply
≈ $133k – $270k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Livonia
C++
Python
Copilot
Mobile
MVVM
Apply
In office • Full-Time • 5+ years exp • Bachelor's Degree • Shanghai
C++
Python
SQL
LangChain
LLM
Spark
Apply
≈ $27k – $72k per year (Estimated) • In office • Full-Time • Master's Degree • Pune
C++
Fortran
Python
Apply
$115k – $213k per year • Equity • In office • Full-Time • Master's Degree • San Jose
C++
Apply
≈ $30k – $79k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Bengaluru
C++
Python
C
Qt
STL
C
Valgrind
AI/ML
AI Agents
LLM
Chips/EDA
Cadence Quantus
Apply
In office • Full-Time • 10+ years exp • Master's Degree • Shanghai
Perl
SystemVerilog
Verilog
Cadence Palladium
Cadence Protium
Apply
≈ $78k – $208k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Cork
SystemVerilog
Verilog
Formal Verification
Apply
Show more jobs

NVIDIA
Weekday
Jobgether
Bosch
Leidos
Qualcomm