Salary
≈ $20k – $46k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Middle · 3+ years exp
Employment
Full-Time
Confirmed on the employer's own hiring board on Nov 1, 2026. First seen by Alion on Oct 30, 2026. Altera scores B on the Alion truth index.
Overview
Company
Impact
Profile match
Altera is an American programmable logic company whose field programmable gate array business was founded in 1983, acquired by Intel in 2015 and separated again as a standalone company in 2025 when the private equity firm Silver Lake took a majority stake. It designs FPGAs and structured application specific integrated circuits used where a design must be reconfigurable after manufacture, which makes them common in communications infrastructure, industrial control, automotive, aerospace, defence and test equipment. Headquartered in San Jose, the company sells its Agilex and Cyclone device families alongside the Quartus design software engineers use to program them.
Backed by Horizon Technology Finance
Job Details:
Job Description:
Altera is seeking a highly motivated Design Engineer to contribute to the development of cutting-edge FPGA and SoC solutions. In this role, you will be involved in the full design lifecycle, from concept to silicon, ensuring high-quality and high-performance products.
Job Responsibilities:
- Perform RTL design, verification, and synthesis of complex digital circuits for FPGA and SoC products.
- Develop and execute comprehensive test plans and verification environments using industry-standard methodologies.
- Collaborate with architecture, validation, and software teams to define specifications and ensure design integrity.
- Analyze and debug design issues, performing root cause analysis and implementing effective solutions.
- Optimize designs for performance, power, and area targets.
- Participate in design reviews and contribute to continuous improvement of design methodologies and processes.
- Generate design documentation, including specifications, test plans, and release notes.
- Preferred to have system level understanding
- Proficiency with System Verilog and RTL coding skills, timing closure, or STA, targeting high performance designs·
- Very good understanding of latest protocol specifications for memory, bus protocol specification like AXI, PCIe and Ethernet interfaces, Security IPs (for ex: MACSec)·
- Experience with FPGA tools and timing closure
- Hardware power-on and debug·
- New product release and rollout support·
- Customer technical support
Qualifications:
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
- 3+ years of experience in digital IC design, with a focus on RTL design and verification.
- Proficiency in Verilog or SystemVerilog for RTL design and testbench development.
- Experience with industry-standard EDA tools for simulation, synthesis, and static timing analysis. Strong understanding of digital design fundamentals, including clock domain crossing (CDC) and reset synchronization.
- Familiarity with scripting languages such as Python or Perl.
- Excellent problem-solving, analytical, and debugging skills.
- Strong communication and interpersonal skills, with the ability to work effectively in a team environment.
- Prior experience with FPGA architectures and design flows is a plus.
Job Type:
RegularShift:
Shift 1 (India)Primary Location:
Bengaluru, Karnataka, IndiaAdditional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,051,995 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Bengaluru
Java Developer - Systems Engineer
2 months ago
≈ $23k – $61k per year (Estimated) · In office · 7+ years exp · New Delhi
JavaScript
Java
Java
Spring Boot
Databases
Firestore
Frontend
React.js
DevOps
Rest API
GCP
Prometheus
CI/CD
Git
Docker
Kubernetes
Grafana
Bitbucket
Google Cloud Run
GitHub
Management
Agile
Apply
Engineer 2 - Avionics Software Engineer
3 days ago
≈ $17k – $38k per year (Estimated) · In office · Full-Time · Bengaluru
DevOps
RTOS
MedTech
Verification & Validation
Apply
Senior IoT Engineer
2 months ago
≈ $16k – $41k per year (Estimated) · In office · 5+ years exp · Master's Degree · India
Python
C++
DevOps
RTOS
Git
Linux
Unix
Wi-Fi
IoT
Zigbee
Apply
Senior Embedded Engineer
5 months ago
≈ $16k – $41k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · India
Python
C++
DevOps
RTOS
Git
Linux
Unix
Wi-Fi
IoT
Zigbee
Apply
Senior Embedded Engineer
6 months ago
≈ $16k – $41k per year (Estimated) · In office · 4+ years exp · Bachelor's Degree · India
C++
Assembly
AI/ML
Machine Learning
DevOps
GCP
RTOS
Azure
Git
AWS
Wi-Fi
IoT
LoRaWAN
Zigbee
FreeRTOS
OPC UA
Management
Agile
Apply
Implementation
5 hours ago
≈ $18k – $42k per year (Estimated) · In office · 3+ years exp · Bengaluru
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Apply
FPGA Developer
5 hours ago
≈ $17k – $38k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
Xilinx Vivado
Apply
Formal Verification Developer
5 hours ago
≈ $17k – $39k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Cadence Conformal
Synopsys Formality
Apply
Emulation
5 hours ago
≈ $17k – $40k per year (Estimated) · In office · 3+ years exp · Bengaluru
Python
Verilog
SystemVerilog
DevOps
Linux
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
DevOps Engineer
4 hours ago
Hybrid · Full-Time · Bengaluru
Python
SQL
PowerShell
Databases
Oracle
DevOps
Splunk
Prometheus
Azure
CI/CD
AWS
Grafana
Incident Management
Management
ITIL
Apply
This is one of many
2,051,995 more open roles from verified company boards, updated every day.

