2,022,260open jobs
119,700companies
251,232added this week
Browse all
Salary
≈ $15k – $37k per year (Estimated)
Location
In office (George Town)
Seniority
Junior · 2+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 28, 2026. First seen by Alion on Oct 27, 2026. Altera scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Altera is an American programmable logic company whose field programmable gate array business was founded in 1983, acquired by Intel in 2015 and separated again as a standalone company in 2025 when the private equity firm Silver Lake took a majority stake. It designs FPGAs and structured application specific integrated circuits used where a design must be reconfigurable after manufacture, which makes them common in communications infrastructure, industrial control, automotive, aerospace, defence and test equipment. Headquartered in San Jose, the company sells its Agilex and Cyclone device families alongside the Quartus design software engineers use to program them.

Job Details:

Job Description:

As an FPGA IP Solution Design Engineer at Altera, you will be responsible for designing, developing, and verifying high-quality intellectual property (IP) solutions for Altera's leading-edge FPGA devices. This role involves working across the full IP lifecycle, from architectural definition to customer support.

Key Responsibilities

  • Develop FPGA logic designs, RTL code, and simulation environments for functional units, IP blocks, subsystems, and reusable libraries.
  • Participate in the definition of block architecture and microarchitecture, translating system requirements into implementable FPGA designs.
  • Create prototypes, behavioral and RTL models, and system specifications to support feature development and validation.
  • Prepare logic diagrams and implement RTL that meets system design and test specifications.
  • Develop and deliver software and hardware models that support device-level bring-up, including user-visible functionality, timing, and power behavior.
  • Apply RTL implementation techniques to achieve required power, performance, and area targets; partner with physical implementation teams to qualify designs.
  • Design, implement, and maintain FPGA verification environments, testbenches, simulations, and regression tests.
  • Review verification plans and implementations to ensure design features, corner cases, and requirements are verified correctly.
  • Analyze failing RTL tests, identify root causes, and implement corrective actions to ensure feature correctness and robust operation.
  • Integrate and debug Ethernet MAC, PCS/PMA, and related protocol-stack functionality in FPGA-based platforms.
  • Bring up and validate FPGA designs on hardware, including high-speed interfaces, Gigabit transceivers, clocks, resets, and board-level connectivity.
  • Use Quartus design, compilation, timing analysis, programming, and debug flows to build, optimize, and troubleshoot FPGA images.
  • Perform platform-level debug using FPGA observability tools and lab equipment such as oscilloscopes, logic analyzers, protocol analyzers, signal generators, power supplies, and related test equipment.
  • Investigate design, integration, timing, signal-integrity, and system-level issues; drive issues to resolution in collaboration with cross-functional engineering teams.
  • Document architectures, design decisions, verification results, bring-up procedures, debug findings, and validation status.

Qualifications:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 2+ years of experience in digital IC design, with a strong focus on FPGA design and development.
  • Proficiency in RTL design using Verilog or SystemVerilog.
  • Solid understanding of FPGA architectures and design flows (e.g., Altera Quartus Prime, Xilinx Vivado).
  • Experience with verification methodologies (e.g., UVM, SystemVerilog Assertions) and simulation tools.
  • Familiarity with industry standard protocols (e.g., PCIe, Ethernet, DDR, AXI).
  • Experience with scripting languages (e.g., Python, Perl, Tcl).
  • Strong analytical and problem-solving skills with attention to detail.
  • Excellent written and verbal communication skills.
  • Ability to work independently and collaboratively in a fast-paced environment.

Job Type:

Regular

Shift:

Shift 1 (Malaysia)

Primary Location:

Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,022,260 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
George Town
In office · Internship · George Town
Apply
≈ $23k – $51k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · George Town
Python
Verilog
SystemVerilog
VHDL
MedTech
Verification & Validation
Apply
≈ $22k – $49k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · George Town
Python
C++
Perl
DevOps
CI/CD
Jenkins
Git
Management
Jira
Apply
≈ $62k – $124k per year (Estimated) · In office · Berlin
Apply
≈ $66k – $142k per year (Estimated) · Remote (location not specified) · 2+ years exp
Python
AI/ML
Scikit-learn
DevOps
Linux
Chips/EDA
Ngspice
Apply
In office · Master's Degree · Gothenburg
Python
AI/ML
Computer Vision
Machine Learning
MedTech
Verification & Validation
Apply
≈ $90k – $185k per year (Estimated) · In office · 3+ years exp · Bachelor's Degree · Dublin
Python
JavaScript
SQL
Databases
Apache Kafka
Trino
AI/ML
Pandas
Time Series
Human-in-the-Loop
Machine Learning
DevOps
Amazon S3
Analytics
Power BI
QlikSense
ETL/ELT
Apply
≈ $39k – $65k per year (Estimated) · In office · Internship · Irving
Python
SQL
Databases
Snowflake
AI/ML
XGBoost
Scikit-learn
Machine Learning
DevOps
AWS
Apply
$64k – $72k per year · In office · Internship · Boston
Python
DevOps
CI/CD
Linux
Apply
≈ $13k – $25k per year (Estimated) · In office · 4+ years exp · Moscow
Python
DevOps
Ansible
Helm
CI/CD
GitOps
ArgoCD
Jenkins
Docker
Kubernetes
Bitbucket
Linux
Management
Jira
Apply
≈ $22k – $49k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · George Town
Python
C++
Perl
DevOps
CI/CD
Jenkins
Git
Management
Jira
Apply
≈ $30k – $67k per year (Estimated) · In office · Full-Time · 10+ years exp · Bachelor's Degree · George Town
SystemVerilog
Chips/EDA
UVM
Apply
≈ $23k – $52k per year (Estimated) · In office · Full-Time · 5+ years exp · Bachelor's Degree · George Town
Python
Verilog
C++
SystemVerilog
Chips/EDA
UVM
MedTech
Verification & Validation
Apply
In office · Internship · Bachelor's Degree · George Town
Python
Verilog
SystemVerilog
VHDL
Perl
Chips/EDA
Xilinx Vivado
Apply
In office · Full-Time · Bachelor's Degree · George Town
C++
C++
Qt
DevOps
Windows
Apply
≈ $22k – $49k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · George Town
Python
C++
Perl
DevOps
CI/CD
Jenkins
Git
Management
Jira
Apply
In office · Internship · George Town
Apply
≈ $28k – $63k per year (Estimated) · In office · Full-Time · 9+ years exp · Bachelor's Degree · George Town
Chips/EDA
Ansys HFSS
Cadence Allegro
Cadence Sigrity
Ansys SIwave
Apply
≈ $13k – $25k per year (Estimated) · In office · 1+ year exp · Bachelor's Degree · George Town
SpaceTech
ANSYS
Apply
Deal Desk Analyst 1 day ago
≈ $6.5k – $13k per year (Estimated) · Hybrid · Full-Time · 1+ year exp · Bachelor's Degree · George Town
Apply
See all jobs
This is one of many
2,022,260 more open roles from verified company boards, updated every day.