Salary
≈ $23k – $51k per year (Estimated)
Location
In office (George Town)
Seniority
Staff · 8+ years exp
Employment
Full-Time
Confirmed on the employer's own hiring board on Oct 28, 2026. First seen by Alion on Oct 28, 2026. Altera scores A on the Alion truth index.
Overview
Company
Impact
Profile match
Altera is an American programmable logic company whose field programmable gate array business was founded in 1983, acquired by Intel in 2015 and separated again as a standalone company in 2025 when the private equity firm Silver Lake took a majority stake. It designs FPGAs and structured application specific integrated circuits used where a design must be reconfigurable after manufacture, which makes them common in communications infrastructure, industrial control, automotive, aerospace, defence and test equipment. Headquartered in San Jose, the company sells its Agilex and Cyclone device families alongside the Quartus design software engineers use to program them.
Backed by Horizon Technology Finance
Job Details:
Job Description:
Role Overview
We are seeking a Senior Technical Lead to drive the development, modeling, and validation of FPGA IP and simulation models within Altera Quartus Prime ecosystem.
This is a hands-on leadership role - you will:
- Define technical direction
- Lead complex problem-solving
- Actively contribute to design, modeling, and debugging
You will play a critical role in improving IP quality, simulation accuracy, and engineering productivity, while mentoring engineers and shaping best practices.
Key Responsibilities
Technical Leadership (Hands-On)
- Own technical direction for IP and simulation model
- Lead design reviews, architecture discussions, and validation strategies
- Dive deep into complex issues and personally drive resolution
IP Development & Modeling
- Design and implement FPGA IP (RTL/SystemVerilog/VHDL)
- Develop high-fidelity simulation models:
- Behavioral
- Cycle-accurate
- Ensure consistency between:
- Simulation models
- Hardware implementation
Verification & Validation Strategy
- Define and enforce robust verification methodologies:
- SystemVerilog
- Assertion-based verification
- Oversee and contribute to:
- Testbench architecture
- Coverage strategy
- Regression systems
Debug & Root Cause Leadership
- Lead debugging of complex issues across:
- Simulation
- Fitter
- Timing analysis
- Translate low-level issues into:
- Clear root cause
- Actionable fixes
Quartus Flow Integration
- Ensure seamless integration with:
- Compilation
- Fitter
- Timing closure
- Identify and drive improvements in:
- Tool usability
- Debuggability (e.g., Fitter insights)
Productivity & Automation
- Champion engineering productivity improvements:
- Automation frameworks (Python, Tcl)
- Regression infrastructure
- AI-assisted workflows (where applicable)
Mentorship & Team Development
- Mentor engineers in:
- Debugging
- Design quality
- Verification practices
- Raise overall team capability in:
- Root cause analysis
- System-level thinking
Required Qualifications
- Bachelor’s or Master’s in:
- Electrical Engineering / Computer Engineering
- 8-12+ years of experience in:
- FPGA design, IP development, or verification
- Strong hands-on expertise in:
- RTL design (Verilog/SystemVerilog/VHDL)
- Simulation & verification
- Deep experience with:
- Altera Quartus Prime or equivalent FPGA toolchains
- Proven ability to:
- Debug complex system-level issues
- Lead technical initiatives
⭐ Preferred Qualifications
- Experience with:
- High-speed interfaces (DDR, PCIe, Ethernet)
- Timing closure and physical implementation challenges
- Strong understanding of:
- FPGA architecture and resource mapping
- Fitter behavior and constraints
- Experience driving:
- Cross-team technical alignment
- Process or tooling improvements
Key Competencies
- Hands-on technical depth with leadership mindset
- Strong ownership and accountability
- Ability to simplify complex technical problems
- Influencing without authority
- Structured problem-solving
Qualifications:
Job Type:
RegularShift:
Shift 1 (Malaysia)Primary Location:
Penang 15, Penang, MalaysiaAdditional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,047,956 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
George Town
Senior Staff Silicon Design Engineer
2 hours ago
≈ $27k – $56k per year (Estimated) · In office · 10+ years exp · George Town
Verilog
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
Senior Silicon Validation Engineer
2 hours ago
≈ $19k – $48k per year (Estimated) · In office · Nationals only · 7+ years exp · Bachelor's Degree · Bengaluru
Python
C++
DevOps
Azure
Apply
$92k – $101k per year · In office · Full-Time · 2+ years exp · Master's Degree · Geneva
Python
Verilog
C++
SystemVerilog
Apply
Lead Engineer – CAD Digital Verification
1 hour ago
≈ $26k – $58k per year (Estimated) · Equity · In office · Full-Time · 7+ years exp · Bachelor's Degree · Hyderabad
Python
Verilog
C++
SystemVerilog
Bash
Perl
DevOps
Linux
Unix
Chips/EDA
UVM
Formal Verification
Apply
Senior Platform Engineer (AWS DevOps)
2 hours ago
≈ $19k – $44k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · Bengaluru
Python
Bash
DevOps
Terraform
Ansible
Red Hat
CloudFormation
CI/CD
AWS
Docker
Kubernetes
Configuration Management
TeamCity
Octopus Deploy
Amazon EC2
GitHub
Amazon S3
IAM
Linux
Management
Agile
ITIL
Apply
Senior PM Digital Analytics Solution Developer
2 hours ago
Hybrid · Full-Time · 5+ years exp · Bengaluru
Python
SQL
Python
pySpark
AI/ML
Spark
Prompt Engineering
Gemini
DevOps
CI/CD
Git
Platform Engineering
Analytics
QlikSense
Management
Jira
Agile
Apply
Software Engineer – eCommerce
2 hours ago
Hybrid · Full-Time · 4+ years exp · Bengaluru
Python
JavaScript
Java
C#
Java
Spring Boot
DevOps
Rest API
GCP
Azure
CI/CD
Git
AWS
Management
Agile
Scrum
Apply
Senior Big Data Engineer - AWS Platform
2 hours ago
≈ $21k – $46k per year (Estimated) · In office · 8+ years exp · Bengaluru
Python
Scala
Python
pySpark
Databases
Snowflake
Databricks
AI/ML
Spark
DevOps
Git
AWS
AWS Lambda
AWS Step Functions
Analytics
ETL/ELT
AWS Glue
Apply
App Automation Eng Senior Analyst
2 hours ago
≈ $17k – $33k per year (Estimated) · In office · Full-Time · 5+ years exp · Chennai
Python
Visual Basic
DevOps
Windows
Apply
≈ $22k – $49k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · George Town
Python
C++
Perl
DevOps
CI/CD
Jenkins
Git
Management
Jira
Apply
Lead Design Verification Engineer
2 days ago
≈ $30k – $67k per year (Estimated) · In office · Full-Time · 10+ years exp · Bachelor's Degree · George Town
SystemVerilog
Chips/EDA
UVM
Apply
≈ $15k – $37k per year (Estimated) · In office · Full-Time · 2+ years exp · Bachelor's Degree · George Town
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Xilinx Vivado
Apply
Embedded Systems and IP Engineer
3 days ago
≈ $23k – $52k per year (Estimated) · In office · Full-Time · 5+ years exp · Bachelor's Degree · George Town
Python
Verilog
C++
SystemVerilog
Chips/EDA
UVM
MedTech
Verification & Validation
Apply
Embedded Soft IP Intern
3 days ago
In office · Internship · Bachelor's Degree · George Town
Python
Verilog
SystemVerilog
VHDL
Perl
Chips/EDA
Xilinx Vivado
Apply
≈ $8.5k – $20k per year (Estimated) · Hybrid · Full-Time · 3+ years exp · Bachelor's Degree · George Town
DevOps
Azure
Management
ITIL
MedTech
CAPA
Apply
≈ $19k – $42k per year (Estimated) · In office · Full-Time · 4+ years exp · Bachelor's Degree · George Town
Chips/EDA
Statistical Process Control
SpaceTech
FMEA
Apply
Technical Program Manager
1 day ago
≈ $23k – $49k per year (Estimated) · In office · Full-Time · 10+ years exp · George Town
Apply
Test Equipment Technician
1 day ago
≈ $7.5k – $18k per year (Estimated) · In office · Full-Time · George Town
Apply
≈ $12k – $26k per year (Estimated) · In office · Full-Time · 3+ years exp · Bachelor's Degree · George Town
Apply
This is one of many
2,047,956 more open roles from verified company boards, updated every day.

