1,861,925open jobs
110,065companies
260,476added this week
Browse all
Salary
≈ $72k – $125k per year (Estimated)
Location
In office (Cambridge)
Seniority
Senior

Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Sep 8, 2026.

Overview
Company
Impact
Profile match

AMD

AMD is an American semiconductor company founded in 1969 and headquartered in Santa Clara, California, that designs processors, graphics chips and adaptive computing hardware without owning fabrication plants. Its Ryzen and Threadripper processors and Radeon graphics serve consumers and creators, EPYC server chips have taken a large share of the data centre market from Intel, and the Instinct accelerators compete for AI training and inference workloads. The 2022 acquisition of Xilinx added field-programmable gate arrays and adaptive systems on chip, and the company also supplies the custom silicon inside the PlayStation and Xbox consoles.

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gamingand embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuityand a shared passion to create something extraordinary. When you join AMD, you’lldiscover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.Together, we advance your career.

Senior Manager Physical Design Engineer

THE ROLE:

Are you an accomplished Physical Design leader who loves pushing the boundaries of microprocessor design? Do you get energized by optimizing Power, Performance, and Area (PPA) for cutting-edge CPU cores while growing and guiding talented engineers? AMD is hiring a Senior Manager, Physical Design to lead a critical team responsible for next-generation CPU Core implementation and signoff.

Why this role is exciting:

Lead a high-impact team delivering large, leading-edge CPU core designs that directly influence product competitiveness.

Work at the intersection of architecture, RTL, and silicon signoff - shaping PPA from early floorplanning through final signoff.

Drive flow automation, mentoring, and technical excellence across geographically distributed teams.Opportunity to influence executive technical strategy while remaining hands-on with deep physical design challenges.

The Person

We're looking for a seasoned leader with deep expertise in Microprocessor Physical Design and advanced design techniques. You possess an unyielding commitment to achieving optimal Power, Performance, and Area (PPA) targets. This role demands exceptional people leadership and teamwork skills, as you'll be instrumental in guiding cross-geographical teams to success. Your strong analytical and problem-solving abilities will be key in collaborating with and influencing both executive-level technical experts and management to drive flawless execution.

Key Responsibilities

  • Lead and managea high-performing team of engineers dedicated to Microprocessor Physical Design implementation and signoff.
  • Apply your extensive knowledge and hands-on experience in Physical Design, Timing Closure, and Signoff to deliver high-quality, on-time results for large, challenging, and leading-edge CPU Core designs.
  • Mentor, coach, and foster the growthof the CPU Core Physical Design Team, emphasizing a positive influence on team morale and culture.
  • Provide technical leadership and oversight across all facets of Physical Design, including:
    • Full Chip Floor planning
    • Clock Tree Synthesis (CTS)
    • Placement and Optimization
    • Routing
    • Parasitic Extraction
    • Static Timing Analysis (STA)
    • IR/EM analysis
    • Physical Verification
    • Final Signoff
  • Collaborate closely with RTL teamsto continuously enhance PPA metrics.
  • Drive flow development and automation scripting.
  • Utilize strong technical problem-solving and debugging skills to overcome complex design challenges.

Preferred Experience

  • Hands-on experiencein SoC Physical Design implementation, signoff, and TapeOut.
  • Proven leadership experience managing Physical Design teams of 10+ members.
  • Exceptional analytical and problem-solving skills, coupled with meticulous attention to detail.
  • Strong communication skills(written, verbal, and presentation) and excellent time management.
  • Proficiency with industry-standard EDA tools for Physical Design and Signoff flows, such as:
    • Synopsys FusionCompiler, PrimeTime, StarRC
    • Cadence Innovus
    • Mentor Graphics Calibre
    • Apache Redhawk
  • Demonstrated experience leading technical teams through complex design cycles.
  • Background in high-speed microprocessor designs.
  • Familiarity with current sub-micron technologies.
  • Solid understanding of Physical Design tools and flows, or custom circuit design.

Education

  • Bachelor's or Master's Degree in Electrical Engineering, Computer Engineering, or a related field.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Senior Manager Physical Design Engineer

THE ROLE:

Are you an accomplished Physical Design leader who loves pushing the boundaries of microprocessor design? Do you get energized by optimizing Power, Performance, and Area (PPA) for cutting-edge CPU cores while growing and guiding talented engineers? AMD is hiring a Senior Manager, Physical Design to lead a critical team responsible for next-generation CPU Core implementation and signoff.

Why this role is exciting:

Lead a high-impact team delivering large, leading-edge CPU core designs that directly influence product competitiveness.

Work at the intersection of architecture, RTL, and silicon signoff - shaping PPA from early floorplanning through final signoff.

Drive flow automation, mentoring, and technical excellence across geographically distributed teams.Opportunity to influence executive technical strategy while remaining hands-on with deep physical design challenges.

The Person

We're looking for a seasoned leader with deep expertise in Microprocessor Physical Design and advanced design techniques. You possess an unyielding commitment to achieving optimal Power, Performance, and Area (PPA) targets. This role demands exceptional people leadership and teamwork skills, as you'll be instrumental in guiding cross-geographical teams to success. Your strong analytical and problem-solving abilities will be key in collaborating with and influencing both executive-level technical experts and management to drive flawless execution.

Key Responsibilities

  • Lead and managea high-performing team of engineers dedicated to Microprocessor Physical Design implementation and signoff.
  • Apply your extensive knowledge and hands-on experience in Physical Design, Timing Closure, and Signoff to deliver high-quality, on-time results for large, challenging, and leading-edge CPU Core designs.
  • Mentor, coach, and foster the growthof the CPU Core Physical Design Team, emphasizing a positive influence on team morale and culture.
  • Provide technical leadership and oversight across all facets of Physical Design, including:
    • Full Chip Floor planning
    • Clock Tree Synthesis (CTS)
    • Placement and Optimization
    • Routing
    • Parasitic Extraction
    • Static Timing Analysis (STA)
    • IR/EM analysis
    • Physical Verification
    • Final Signoff
  • Collaborate closely with RTL teamsto continuously enhance PPA metrics.
  • Drive flow development and automation scripting.
  • Utilize strong technical problem-solving and debugging skills to overcome complex design challenges.

Preferred Experience

  • Hands-on experiencein SoC Physical Design implementation, signoff, and TapeOut.
  • Proven leadership experience managing Physical Design teams of 10+ members.
  • Exceptional analytical and problem-solving skills, coupled with meticulous attention to detail.
  • Strong communication skills(written, verbal, and presentation) and excellent time management.
  • Proficiency with industry-standard EDA tools for Physical Design and Signoff flows, such as:
    • Synopsys FusionCompiler, PrimeTime, StarRC
    • Cadence Innovus
    • Mentor Graphics Calibre
    • Apache Redhawk
  • Demonstrated experience leading technical teams through complex design cycles.
  • Background in high-speed microprocessor designs.
  • Familiarity with current sub-micron technologies.
  • Solid understanding of Physical Design tools and flows, or custom circuit design.

Education

  • Bachelor's or Master's Degree in Electrical Engineering, Computer Engineering, or a related field.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,861,925 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Cambridge
$60k – $82k per year • Hybrid • Full-Time • Basildon
SystemVerilog
VHDL
Chips/EDA
Siemens ModelSim
UVM
HDL Designer
Apply
≈ $56k – $99k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Belfast
Python
MATLAB
Chips/EDA
Keysight ADS
Apply
up to $64k per year • Hybrid • Full-Time • Wotton-under-Edge
Python
PowerShell
C
C#
C++
C
Embedded C
C#
.NET
C++
CMake
Mobile
MVVM
DevOps
RTOS
CI/CD
Git
Bitbucket
IoT
FreeRTOS
Management
Confluence
Jira
Agile
UML
Apply
≈ $59k – $103k per year (Estimated) • In office • Oxford
Apply
≈ $59k – $103k per year (Estimated) • In office • Full-Time • Oxford
Python
Apply
Senior Designer 1 day ago
≈ $20k – $46k per year (Estimated) • In office • 2+ years exp • Vietnam
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Siemens Calibre
Synopsys IC Validator
Cadence Pegasus
Apply
$34k – $67k per year • Hybrid • 5+ years exp • Bachelor's Degree • New Cairo
Python
C++
AI/ML
Synthetic Data
Chips/EDA
Siemens Calibre
Apply
≈ $19k – $49k per year (Estimated) • In office • Bachelor's Degree • Shanghai
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys Fusion Compiler
Apply
In office • Internship • Bachelor's Degree • Richardson
Python
Verilog
C++
SystemVerilog
VHDL
Perl
DevOps
Linux
Unix
Chips/EDA
Synopsys PrimeTime
Cadence Xcelium
Apply
≈ $97k – $183k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Boise
Python
C++
Perl
AI/ML
AI Agents
DevOps
Linux
Unix
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Apply
≈ $19k – $49k per year (Estimated) • In office • Bachelor's Degree • Shanghai
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys Fusion Compiler
Apply
≈ $67k – $132k per year (Estimated) • In office • Contractor • Bachelor's Degree • Markham
Python
SQL
C++
Perl
Apply
≈ $77k – $138k per year (Estimated) • In office • Contractor • Bachelor's Degree • Vancouver
C++
AI/ML
Copilot
Claude
AI Agents
DevOps
Windows
Apply
≈ $92k – $168k per year (Estimated) • In office • Bachelor's Degree • Markham
Python
SQL
C++
Perl
AI/ML
Fine-tuning
Apply
≈ $70k – $138k per year (Estimated) • In office • Bachelor's Degree • Markham
Python
C++
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Synopsys Verdi
Synopsys HAPS
Apply
≈ $49k – $95k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Bristol • Cambridge
Python
C++
Apply
≈ $95k – $186k per year (Estimated) • In office • Bachelor's Degree • Cambridge
Python
SystemVerilog
Chips/EDA
UVM
Apply
≈ $114k – $234k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Cambridge
Verilog
Ruby
C++
SystemVerilog
Perl
DevOps
Windows
Chips/EDA
Formal Verification
Apply
≈ $59k – $117k per year (Estimated) • In office • Bachelor's Degree • Cambridge
Chips/EDA
Cadence JasperGold
Synopsys VC Formal
Apply
≈ $59k – $117k per year (Estimated) • Hybrid • Bachelor's Degree • Cambridge
Python
C++
Apply
See all jobs
This is one of many
1,861,925 more open roles from verified company boards, updated every day.