2,060,890open jobs
122,996companies
253,196added this week
Browse all
Salary
≈ $29k – $62k per year (Estimated)
Location
In office (George Town)
Seniority
Staff · 10+ years exp

Confirmed on the employer's own hiring board on Nov 1, 2026. First seen by Alion on Sep 18, 2026. AMD scores A on the Alion truth index.

Overview
Company
Impact
Profile match

AMD

AMD is an American semiconductor company founded in 1969 and headquartered in Santa Clara, California, that designs processors, graphics chips and adaptive computing hardware without owning fabrication plants. Its Ryzen and Threadripper processors and Radeon graphics serve consumers and creators, EPYC server chips have taken a large share of the data centre market from Intel, and the Instinct accelerators compete for AI training and inference workloads. The 2022 acquisition of Xilinx added field-programmable gate arrays and adaptive systems on chip, and the company also supplies the custom silicon inside the PlayStation and Xbox consoles.

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE:

We are looking for an adaptive, self-motivative Back End Physical Design engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market.

THE PERSON:

You have a passion for modern, complex processor architecture, digital design, and physical design. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

  • Involves in in Floor-plan, Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR
  • Extensive Experience in handling different PNR tools - Synopsys Design Compiler, ICC2, ICC, Fusion Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk
  • Involvement in not only Physical design, but also STA & timing closure, authoring methodology scripts in Tcl, Perl and/or Python
  • Good knowledge in Physical design, STA, methodology scripts (Tcl), knowledge on Perl, Python
  • Hands on experience on 16nm, 14nm, 12nm, and sub-10nm projects

PREFERRED EXPERIENCE:

  • 10 years or more of professional experience in the semiconductor industry
  • Experience in FinFET & Dual Patterning nodes such as 16/14/12 and sub-10nm nodes
  • High-frequency design experience
  • Excellent physical design and timing background
  • Synopsys Tools Experience Not a Must But Preferred
  • MNC experience is a plus
  • Familiarity with all Design areas and tools and solid understanding of design/technology interactions
  • Good understanding of computer organization/architecture
  • Strong analytical/problem solving skills and pronounced attention to details
  • Must be a self-starter, and able to independently drive tasks to completion
  • Good teamwork and communications skills are mandatory
  • Exposure/understanding on RTL is preferred

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in computer engineering/Electrical Engineering

LOCATION:

Penang, Malaysia

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE:

We are looking for an adaptive, self-motivative Back End Physical Design engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market.

THE PERSON:

You have a passion for modern, complex processor architecture, digital design, and physical design. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

  • Involves in in Floor-plan, Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR
  • Extensive Experience in handling different PNR tools - Synopsys Design Compiler, ICC2, ICC, Fusion Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk
  • Involvement in not only Physical design, but also STA & timing closure, authoring methodology scripts in Tcl, Perl and/or Python
  • Good knowledge in Physical design, STA, methodology scripts (Tcl), knowledge on Perl, Python
  • Hands on experience on 16nm, 14nm, 12nm, and sub-10nm projects

PREFERRED EXPERIENCE:

  • 10 years or more of professional experience in the semiconductor industry
  • Experience in FinFET & Dual Patterning nodes such as 16/14/12 and sub-10nm nodes
  • High-frequency design experience
  • Excellent physical design and timing background
  • Synopsys Tools Experience Not a Must But Preferred
  • MNC experience is a plus
  • Familiarity with all Design areas and tools and solid understanding of design/technology interactions
  • Good understanding of computer organization/architecture
  • Strong analytical/problem solving skills and pronounced attention to details
  • Must be a self-starter, and able to independently drive tasks to completion
  • Good teamwork and communications skills are mandatory
  • Exposure/understanding on RTL is preferred

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in computer engineering/Electrical Engineering

LOCATION:

Penang, Malaysia

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,060,890 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
George Town
≈ $22k – $51k per year (Estimated) · In office · Full-Time · 6+ years exp · Bachelor's Degree · George Town
Apply
≈ $16k – $37k per year (Estimated) · In office · Full-Time · Bachelor's Degree · George Town
Python
SystemVerilog
Perl
Apply
Electrical Engineer 2 days ago
≈ $13k – $29k per year (Estimated) · In office · Full-Time · 3+ years exp · George Town
Apply
≈ $18k – $41k per year (Estimated) · In office · Full-Time · 3+ years exp · Bachelor's Degree · George Town
Python
Perl
AI/ML
Model Context Protocol
Apply
In office · Internship · Master's Degree · Noordwijk
Python
VHDL
Chips/EDA
Cocotb
UVVM
SpaceTech
CCSDS
ECSS
MedTech
Verification & Validation
Apply
≈ $27k – $56k per year (Estimated) · In office · Bachelor's Degree · George Town
Apply
≈ $27k – $58k per year (Estimated) · In office · Bachelor's Degree · George Town
Python
Python
Flask
FastAPI
Django
Databases
PostgreSQL
AI/ML
Claude Code
Model Context Protocol
AI Agents
DevOps
Rest API
Helm
GitHub Actions
Azure
CI/CD
Jenkins
Git
Docker
Kubernetes
Pipeline as Code
Linux
Windows
Apply
≈ $27k – $56k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · George Town
C++
SystemVerilog
VHDL
Assembly
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Siemens Veloce
Apply
≈ $27k – $56k per year (Estimated) · In office · Bachelor's Degree · George Town
Python
C++
Perl
DevOps
Windows Server
Windows
Management
Confluence
Jira
SharePoint
Apply
≈ $27k – $56k per year (Estimated) · In office · Bachelor's Degree · George Town
Ruby
Perl
DevOps
Windows
Apply
See all jobs
This is one of many
2,060,890 more open roles from verified company boards, updated every day.