Salary
≈ $18k – $41k per year (Estimated)
Location
In office (George Town)
Seniority
Middle · 3+ years exp
Employment
Full-Time
Confirmed on the employer's own hiring board on Nov 2, 2026. First seen by Alion on Oct 30, 2026. Altera scores B on the Alion truth index.
Overview
Company
Impact
Profile match
Altera is an American programmable logic company whose field programmable gate array business was founded in 1983, acquired by Intel in 2015 and separated again as a standalone company in 2025 when the private equity firm Silver Lake took a majority stake. It designs FPGAs and structured application specific integrated circuits used where a design must be reconfigurable after manufacture, which makes them common in communications infrastructure, industrial control, automotive, aerospace, defence and test equipment. Headquartered in San Jose, the company sells its Agilex and Cyclone device families alongside the Quartus design software engineers use to program them.
Backed by Horizon Technology Finance
Job Details:
Job Description:
The Role & Your Impact
Join Altera’s post-silicon validation team in Bayan Lepas, driving the validation of timing and static/dynamic power models for our advanced Multi-Chip Package (MCP) FPGAs. In this role, you will bridge the gap between pre-silicon models and real-world silicon performance. You will develop validation pattern sets, execute complex power and timing characterization on ATE platforms, and directly contribute to optimizing silicon yield and speed binning strategies.
What You Will Do:
- Power & Timing Validation Execution: Develop and execute post-silicon validation plans to measure and analyze static/dynamic power consumption, power domains, and complex timing parameters across advanced FPGA architectures.
- Validation Pattern & Test Development: Create, optimize, and debug FPGA validation pattern sets tailored for multi-chip packages (MCP) and core logic circuits.
- ATE & Platform Characterization: Drive test plans on various ATE tester platforms and bench setups to enable robust volume characterization and silicon bring-up.
- Simulation-to-Silicon Correlation: Analyze empirical silicon performance data to validate and correlate pre-silicon simulation and power/timing models against physical hardware results.
- Data Analysis & Binning Support: Conduct deep-dive statistical data analysis to identify performance trends, supporting product speed and power binning strategies to maximize efficiency and yield.
- Cross-Functional Collaboration: Partner with global chip designers, software model engineers, and test teams to debug silicon anomalies, analyze material composition impacts, and drive issue resolution.
Qualifications:
What We Are Looking For:
- Education & Experience: BS or MS in Electrical/Electronic Engineering or a related field with 3 to 6 years of hands-on industry experience in post-silicon validation, test engineering, or hardware characterization.
- Power & Performance Foundation: Practical experience in static/dynamic power measurement, timing characterization, and power domain analysis for complex ICs or FPGAs.
- Tester & Automation Skills: Hands-on experience with ATE tester platforms and proficiency in scripting languages (such as Python, Perl, or Tcl) for automated test execution and data analysis.
- FPGA & Digital Logic Knowledge: Solid understanding of digital logic design, advanced packaging (MCP), and programmable logic architectures.
- Analytical Mindset: Strong problem-solving skills with experience using statistical methods or data analysis tools to evaluate silicon data trends and drive product quality goals.
Job Type:
RegularShift:
Shift 1 (Malaysia)Primary Location:
Penang 15, Penang, MalaysiaAdditional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,058,002 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
George Town
Validation & Verification Engineer
7 hours ago
In office · Full-Time · 3+ years exp · Kuala Lumpur
MedTech
Design Controls
Verification & Validation
Apply
Product Test Development Engineer (DRAM)
1 day ago
In office · Full-Time · Bachelor's Degree · George Town
Python
C++
AI/ML
Anomaly Detection
DevOps
Linux
Unix
Apply
Electrical Engineer
3 days ago
In office · Full-Time · 5+ years exp · Bachelor's Degree · Shelton
Python
C++
DevOps
Linux
Chips/EDA
Altium Designer
Design
SolidWorks
Apply
Embedded Test and Validation Engineer
2 hours ago
$120k – $150k per year · Equity · In office · 2+ years exp · Philadelphia
Python
DevOps
Wi-Fi
Robotics
CANopen
Management
Jira
QA
TestRail
Apply
Hardware Development Engineer, OneMHS - Electrical and Controls Engineering Architecture and Design
1 hour ago
$117k – $160k per year · Equity · In office · Full-Time · 4+ years exp · Bachelor's Degree · Nashville · Bellevue · Arlington · Atlanta · Cincinnati
Robotics
EtherCAT
Apply
Senior Soft IP Design Engineer
7 hours ago
≈ $18k – $41k per year (Estimated) · In office · Full-Time · 7+ years exp · Bachelor's Degree · George Town
Python
Verilog
C++
SystemVerilog
Perl
Apply
Integration Design Engineer
7 hours ago
≈ $26k – $54k per year (Estimated) · In office · Full-Time · 12+ years exp · Bachelor's Degree · George Town
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Cadence Xcelium
Apply
Product Test Development Engineer (DRAM)
1 day ago
In office · Full-Time · Bachelor's Degree · George Town
Python
C++
AI/ML
Anomaly Detection
DevOps
Linux
Unix
Apply
Apply
Apply
This is one of many
2,058,002 more open roles from verified company boards, updated every day.

