1,826,675open jobs
106,511companies
259,417added this week
Browse all
Salary
≈ $27k – $61k per year (Estimated)
Location
In office (Taipei, Zhubei)
Seniority
Principal · 12+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Oct 12, 2026. Analog Devices scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Analog Devices designs signal processing, power management and sensing semiconductors. Its data converters and amplifiers are staples of industrial automation, automotive and communications systems. The company expanded significantly through the acquisitions of Linear Technology and Maxim Integrated.
Backed by NEA

About Analog Devices

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.

Position Overview

ADI Technology, Product, & Operations is seeking an experienced Principal Analog IC Design Engineer with deep expertise in analog and power-management IC design to lead the design and development of next-generation PMICs solutions. The successful candidate will work closely with customers, provide technical leadership across cross-functional teams, and contribute to the growth and development of engineering talent through mentoring and supervisory responsibilities.

Responsibilities

General Responsibilities:

  • Lead the development of analog/mixed-signal IC products in the following areas: Architecture exploration, transistor-level implementation, and using recommended design and verification techniques, tools & flows to produce efficient designs which meet all specified functional, power, efficiency, accuracy, bandwidth, stability, timing, and cost objectives
  • Participate in customer engagements to determine technical feasibility and development of the business cases for new product concepts.
  • Collaborate with local and global design, test, applications, and marketing engineers during system definition to create robust and efficient architectures, including downstream specifications at the analog block level.
  • Successful integration of blocks into larger mixed-signal systems.
  • Provide technical oversight and support of other job functions such as IC layout, packaging, PCB design/layout, lab evaluation, and production test to ensure successful product delivery.
  • Provide mentorship and technical leadership, enabling a culture of continuous learning and improvement.
  • Apply AI tools/techniques to enhance design automation, optimization, and modeling workflows
  • Continuing to improve analog design/verification methodologies consistent with the group’s wider business objectives to reduce time and cost to market.

Power Design Responsibilities (Core Focus):

  • Architect, design, and validate high-performance power-management circuits, including:

o Switching regulators (buck/boost, multi-mode/multi-phase, high-efficiency converters)

o Low-dropout regulators (LDOs) for low-noise and high-PSRR applications

o Charge pumps and related switched-capacitor converter architectures

  • Model DC-DC switching regulator’s behavior with Simplis or Verilog-A or Verilog-AMS
  • Develop closed-loop control architectures, including compensation strategies, loop-stability optimization, and transient-response enhancement.
  • Drive innovation in low-power, fast-transient, and high-efficiency power designs.
  • Collaborate closely with system architects to define end-to-end power architectures and ensure seamless integration into complex mixed-signal SoCs.
  • Lead power block bring-up, silicon debug, and optimization to achieve best-in-class performance across process, voltage, and temperature variations.

Qualifications

  • MSEE or Ph.D EE degree with minimum 12 years’ experience as an analog/mixed signal IC designer
  • Expert-level knowledge of analog and mixed-signal circuit design and layout techniques, tools, and flows as well as semiconductor device physics.
  • Extensive hands-on experience in power management IC development, including switching regulators, LDOs, charge pumps, and feedback/control loop design (required core competency, not optional).
  • Solid understanding of analog circuit design fundamentals, with experience in amplifiers, data converters (ADCs/DACs), PLL, bandgap references, biasing circuits, and related analog building blocks.
  • Proficiency in Cadence design environment and mixed-signal simulation
  • Proficiency in Simplis
  • Excellent communication and collaboration skills, with a demonstrated ability to work effectively across geographically distributed and cross-functional teams
  • Strong ability to independently lead the design and development of circuit blocks or complete systems, driving projects from architecture and design through silicon validation and product debug
  • Experience integrating power management and analog IP into complex SoC environments is a strong advantage.
  • Knowledge in Verilog hardware description language is a plus
  • Experience or awareness of AI-assisted tools to improve design productivity is a plus

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position - except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) - may have to go through an export licensing review process.

Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.

Job Req Type: ExperiencedRequired Travel: NoShift Type: 1st Shift/Days
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,826,675 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Taipei
≈ $44k – $86k per year (Estimated) • In office • Full-Time • 12+ years exp • Master's Degree • Taichung
Python
SQL
Apply
≈ $44k – $92k per year (Estimated) • Hybrid • 7+ years exp • Taipei • Tai'an
AI/ML
Edge AI
Chips/EDA
Cadence Allegro
Apply
≈ $16k – $38k per year (Estimated) • In office • Full-Time • Taoyuan • Taichung • Tainan
Apply
≈ $23k – $54k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Taipei
Python
Perl
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Apply
≈ $15k – $36k per year (Estimated) • Equity • In office • Full-Time • Bachelor's Degree • Hsinchu
C++
Apply
≈ $70k – $161k per year (Estimated) • Hybrid • 6+ years exp • Master's Degree • Aix-en-Provence
Python
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
SMTS Logic Design 2 days ago
$127k – $288k per year • Equity • Hybrid • 10+ years exp • Hillsboro
Python
Verilog
SystemVerilog
Perl
TCL Scripting
Chips/EDA
UVM
Apply
Sr Consultant 2 days ago
≈ $51k – $117k per year (Estimated) • In office • Acrelândia
Verilog
C++
Chips/EDA
Synopsys VCS
UVM
Apply
Solution Architect 2 days ago
≈ $51k – $122k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Mexico
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Formal Verification
Synopsys ZeBu
Cadence Palladium
Apply
≈ $68k – $141k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Mexico
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Formal Verification
Synopsys ZeBu
Cadence Palladium
Apply
≈ $20k – $44k per year (Estimated) • In office • Full-Time • 5+ years exp • Zhubei
Apply
≈ $57k – $138k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Copenhagen
Python
C++
Apply
$157k – $227k per year • In office • Full-Time • 10+ years exp • Master's Degree • Austin • San Jose
SystemVerilog
Chips/EDA
UVM
Apply
$125k – $181k per year • Remote (United States) • Full-Time • 8+ years exp • Colorado Springs • Durham
Python
Verilog
C++
SystemVerilog
Apply
$131k – $190k per year • In office • Full-Time • 10+ years exp • Wilmington
Python
SystemVerilog
MATLAB
Apply
≈ $23k – $54k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Taipei
Python
Perl
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Apply
≈ $14k – $33k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Taipei
C++
QA
Robot Framework
Apply
≈ $15k – $34k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Taipei
Management
Agile
Apply
≈ $44k – $92k per year (Estimated) • Hybrid • 7+ years exp • Taipei • Tai'an
AI/ML
Edge AI
Chips/EDA
Cadence Allegro
Apply
≈ $26k – $62k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Taipei
Databases
Google BigQuery
BigQuery
AI/ML
Hadoop
DevOps
GCP
Analytics
ETL/ELT
Looker
Apply
See all jobs
This is one of many
1,826,675 more open roles from verified company boards, updated every day.