1,484,212open jobs
89,617companies
227,194added this week
Browse all
Salary
≈ $121k – $226k per year (Estimated)
Location
In office (Austin, Durham)
Seniority
Senior · 4+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 12, 2026. First seen by Alion on Oct 7, 2026. Analog Devices scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Analog Devices designs signal processing, power management and sensing semiconductors. Its data converters and amplifiers are staples of industrial automation, automotive and communications systems. The company expanded significantly through the acquisitions of Linear Technology and Maxim Integrated.
Backed by NEA

About Analog Devices

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.

Senior Analog/Mixed-Signal (AMS) Design Verification Engineer

About the Role

As a Senior Analog/Mixed-Signal (AMS) Design Verification Engineer at Analog Devices, you will own verification planning and execution for complex mixed-signal integrated circuits and subsystems. You will translate specifications into scalable verification architectures, develop reusable SystemVerilog/UVM and real-number modeling solutions, and drive coverage closure across digital, analog, and mixed-signal interfaces. Working independently with minimal supervision, you will partner with analog, digital, modeling, firmware, and validation teams to identify risk early, resolve complex failures, and deliver robust products from pre-silicon verification through silicon bring-up.

Key Responsibilities

  • Verification Strategy and Planning: Own feature-based verification plans, requirements traceability, risk assessment, test strategy, and sign-off criteria for complex AMS IP, subsystems, and SoCs.
  • AMS Verification Architecture: Architect scalable, reusable verification environments that combine SystemVerilog/UVM, analog behavioral models, real-number models, and mixed-signal simulation.
  • Modeling and Abstraction: Develop and validate behavioral models in SystemVerilog real-number modeling, Verilog-AMS, or equivalent languages to accelerate full-chip verification while maintaining model fidelity.
  • Test and Check Development: Create constrained-random and directed tests, scoreboards, reference models, assertions, monitors, and functional coverage for analog-digital interactions, control loops, power modes, calibration, and fault conditions.
  • Coverage and Sign-Off: Define measurable code, functional, assertion, and requirements coverage goals; analyze gaps; drive closure; and communicate verification readiness and residual risk.
  • Debug and Root-Cause Analysis: Lead cross-domain debug using waveforms, logs, assertions, schematics, and analog measurements to isolate failures involving timing, power sequencing, connectivity, modeling, and design behavior.
  • Regression and Automation: Build reliable regression flows, triage infrastructure, dashboards, and automation that improve simulation throughput, reproducibility, and engineering productivity.
  • Cross-Functional Execution: Collaborate closely with analog and digital designers, architects, firmware engineers, model developers, and post-silicon validation teams throughout the product lifecycle.
  • Technical Leadership: Mentor engineers, lead reviews, establish verification best practices, and influence methodology, tool, and reuse decisions across projects.

Must Have Skills

  • SystemVerilog and UVM: Advanced proficiency building reusable agents, sequences, scoreboards, reference models, assertions, and coverage components for block-, subsystem-, and SoC-level verification.
  • Analog/Mixed-Signal Fundamentals: Strong understanding of analog circuits and specifications, including sampling, quantization, noise, offset, gain, settling, linearity, clocking, feedback, calibration, and process-voltage-temperature effects.
  • AMS Modeling: Hands-on experience with real-number modeling and behavioral model development using SystemVerilog real/wreal, Verilog-AMS, Verilog-A, or comparable abstraction techniques.
  • Mixed-Signal Simulation: Experience configuring and debugging analog, digital, and mixed-signal simulations using industry-standard simulators and understanding accuracy-versus-performance tradeoffs.
  • Verification Planning and Coverage: Proven ability to convert specifications into executable verification plans and achieve requirements, functional, assertion, and code coverage closure.
  • Verification Techniques: Expertise in constrained-random, coverage-driven, assertion-based, and directed verification, including negative testing and corner-case analysis.
  • Power-Aware Verification: Working knowledge of power-state transitions, reset and startup sequences, clock and power-domain crossings, low-power intent, and verification of UPF-defined behavior.
  • Scripting and Automation: Strong Python proficiency and working knowledge of Tcl, Perl, shell, or similar languages for regressions, data analysis, failure triage, and flow automation.
  • Debug and Data Analysis: Demonstrated ability to diagnose complex cross-domain failures using simulation waveforms, logs, assertions, coverage reports, and quantitative data analysis.
  • Interfaces and System Context: Familiarity with common control and data interfaces such as SPI, I²C, APB, AHB, AXI, and high-speed serial or converter data paths, as applicable.
  • Communication and Leadership: Ability to explain verification risk and results clearly, lead technical reviews, mentor peers, and influence cross-functional execution.

Preferred Education and Experience

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field; a Master’s degree is preferred.
  • Typically 4-8 years of relevant IC verification experience, including substantial ownership of analog/mixed-signal verification environments or complex mixed-signal features.
  • Demonstrated experience carrying verification from planning and environment development through coverage closure, sign-off, and post-silicon correlation.
  • Experience with data converters, power management, clocking, sensor interfaces, RF/mixed-signal signal chains, or precision analog products is preferred.

Why You Will Love Working Here

At Analog Devices, you'll be part of a collaborative and innovative team that's shaping the future of technology. We offer a supportive environment focused on professional growth, competitive compensation and benefits, work-life balance, and the opportunity to work on cutting-edge projects that make a real impact on the world.

You'll have access to continuous learning opportunities and mentorship from industry experts. Join us and help create the technologies that bridge the physical and digital worlds, making a tangible difference in how people live, work, and connect.

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position - except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) - may have to go through an export licensing review process.

Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.

EEO is the Law: Notice of Applicant Rights Under the Law.

Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,484,212 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Austin
≈ $85k – $165k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Manchester
MATLAB
Chips/EDA
Cadence Allegro
OrCAD
Apply
$115k – $130k per year • In office • Full-Time • 7+ years exp • Bachelor's Degree • Rancho Cucamonga
Python
Verilog
VHDL
Chips/EDA
Ansys HFSS
OrCAD
Management
Microsoft Office
Apply
≈ $111k – $208k per year (Estimated) • In office • TS/SCI • Full-Time • 10+ years exp • High School Diploma • Wright-Patterson AFB
Python
JavaScript
Java
TypeScript
C#
Node JS
C#
.NET
Frontend
Angular
DevOps
Terraform
CloudFormation
Azure
CI/CD
Windows Server
AWS
Docker
Kubernetes
Bicep
IAM
Windows
Cybersecurity
Zero Trust
Management
Agile
Apply
≈ $117k – $227k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Sunnyvale
AI/ML
Physical AI
Apply
$208k – $278k per year • Equity • In office • 4+ years exp • Master's Degree • Cupertino
Python
Apply
≈ $55k – $146k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • Chennai
Python
Java
C++
Perl
Management
Agile
Scrum
Waterfall
Apply
Technology Lead 3 days ago
≈ $19k – $43k per year (Estimated) • In office • Full-Time • 8+ years exp • Bengaluru
Python
AI/ML
AI Agents
LLM
RAG
Agentic Workflows
DevOps
Terraform
CI/CD
AWS
Docker
Kubernetes
Platform Engineering
Amazon EKS
Apply
≈ $10k – $21k per year (Estimated) • In office • 1+ year exp • South Africa
Python
Analytics
Power BI
Microsoft Excel
Apply
≈ $10k – $21k per year (Estimated) • In office • 2+ years exp • South Africa
Python
SQL
AI/ML
Copilot
ChatGPT
Analytics
Power BI
Microsoft Excel
Management
Microsoft Office
Apply
≈ $22k – $50k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Bengaluru
Python
Apply
$96k – $131k per year • In office • Full-Time • Bachelor's Degree • Wilmington
Apply
$113k – $164k per year • In office • Full-Time • 7+ years exp • Bachelor's Degree • Camas
Apply
In office • Internship • Bachelor's Degree • Camas
Python
Java
Visual Basic
Apply
$164k – $225k per year • In office • Full-Time • 5+ years exp • San Jose
Python
DevOps
RTOS
Git
Bitbucket
Apply
≈ $139k – $252k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Durham • Austin
SystemVerilog
Apply
See all jobs
This is one of many
1,484,212 more open roles from verified company boards, updated every day.