1,474,044open jobs
89,324companies
225,770added this week
Browse all
Salary
≈ $251k – $454k per year (Estimated)
Location
In office (San Francisco)
Seniority
Staff · 10+ years exp
Visa
H-1B filings in 12 months: 6,350 · for this role: 1,366 · green card filings: 37

Confirmed on the employer's own hiring board on Oct 12, 2026. First seen by Alion on Jun 1, 2026. Apple scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Apple is an American multinational technology company founded in 1976 by Steve Jobs, Steve Wozniak and Ronald Wayne, and headquartered in Cupertino, California. It designs and sells consumer hardware including the iPhone, Mac, iPad, Apple Watch, AirPods and Vision Pro, together with the operating systems and silicon that run them. A growing services division built around the App Store, iCloud, Apple Music, Apple TV+ and Apple Pay now contributes a large share of profit, making Apple one of the most valuable companies in the world.

At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and especially motivated Analog Mixed Signal IP Integration Engineer! As a member of our dynamic group, you will have the rare and great opportunity to work on upcoming products that will delight and encourage millions of Apple’s customers every day!

Description

In this highly visible role, you will support the integration of 3rd party IP in the SOCs developed by Apple. Your job is to verify that the IP deliverables are meeting Apple's high quality standards and get flawlessly integrated. The role involves working closely with different cross-functional teams within Apple as well as with external vendors. Occasional travel might be required.

Minimum Qualifications

BS degree in technical subject area and a minimum 10 years relevant industry experience.

Preferred Qualifications

Experience with Verilog modeling and model validation is a plus

Experience with standards like PCI Express, MIPI, USB or DisplayPort is a plus

Excellent written and verbal communication skills

Strong initiative and ownership of responsibilities, productive, able to meet aggressive deadlines

Experience in RTL design, verification or integration

Deep knowledge and experience with front-end tools such as simulation, synthesis, lint, logic equivalence, static timing analysis, CDC, RDC, and UPF

Familiarity with SOC design flow and verification methodologies

Good understanding of DFT requirements for SOCs

Experience writing Verilog, SystemVerilog, SVA hardware description languages

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,474,044 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Francisco
$167k – $209k per year • Equity • In office • 5+ years exp • Bachelor's Degree • Palo Alto
Apply
$206k – $258k per year • In office • 6+ years exp • Bachelor's Degree • Palo Alto
Python
C
Lua
C
GCC
Embedded C
DevOps
CI/CD
TCP/IP
IoT
FreeRTOS
Apply
$186k – $296k per year • Equity • In office • 2+ years exp • Master's Degree • Irvine
Python
Perl
MATLAB
Chips/EDA
Ansys HFSS
Cadence Sigrity
Keysight ADS
Ansys SIwave
Apply
$98k – $176k per year • In office • Full-Time • 5+ years exp • Master's Degree • New York
Apply
$118k – $176k per year • In office • Bachelor's Degree • Andover
Management
Agile
Apply
In office • Full-Time • Bachelor's Degree • Tianjin
Verilog
SystemVerilog
VHDL
Apply
≈ $148k – $351k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Haifa
Verilog
C++
SystemVerilog
Perl
Apply
≈ $148k – $351k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Israel
Verilog
C++
SystemVerilog
Perl
Apply
Remote (India) • Full-Time
Python
Verilog
SystemVerilog
VHDL
Perl
AI/ML
Reinforcement Learning
AI Agents
Post-training
Chips/EDA
Verilator
OpenROAD Project
UVM
Xilinx Vivado
Yosys
Cocotb
Apply
$17k per year (net) • In office • Full-Time • Veliky Novgorod
Verilog
C++
SystemVerilog
VHDL
Chips/EDA
Altium Designer
Apply
≈ $251k – $454k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • San Francisco
Python
C++
SystemC
MATLAB
Apply
≈ $216k – $391k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • San Diego
Python
C++
SystemC
MATLAB
Apply
≈ $210k – $379k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Austin
Python
C++
SystemC
MATLAB
Apply
≈ $119k – $231k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • Austin
Python
C++
Bash
Lua
Objective-C
DevOps
Linux
Unix
Apply
≈ $169k – $385k per year (Estimated) • In office • Bachelor's Degree • Cupertino
Chips/EDA
Cadence Allegro
Apply
≈ $180k – $410k per year (Estimated) • In office • San Francisco
Apply
RFIC Layout Engineer 7 hours ago
≈ $180k – $410k per year (Estimated) • In office • San Francisco
Apply
≈ $180k – $410k per year (Estimated) • In office • San Francisco
Apply
≈ $180k – $410k per year (Estimated) • In office • Bachelor's Degree • San Francisco
Python
SystemVerilog
MATLAB
Chips/EDA
Synopsys PrimeTime
Apply
≈ $180k – $410k per year (Estimated) • In office • Bachelor's Degree • San Francisco
Python
C++
MATLAB
C++
TensorFlow C++
PyTorch C++
AI/ML
TensorFlow
PyTorch
Apply
See all jobs
This is one of many
1,474,044 more open roles from verified company boards, updated every day.