2,173,618open jobs
140,282companies
240,076added this week
Browse all
Salary
≈ $152k – $294k per year (Estimated)
Location
In office (San Diego)
Seniority
Middle · 3+ years exp
Visa
H-1B filings in 12 months: 6,350 · for this role: 1,366 · green card filings: 39

Confirmed on the employer's own hiring board on Nov 11, 2026. First seen by Alion on Apr 16, 2026. Apple scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Apple is an American multinational technology company founded in 1976 by Steve Jobs, Steve Wozniak and Ronald Wayne, and headquartered in Cupertino, California. It designs and sells consumer hardware including the iPhone, Mac, iPad, Apple Watch, AirPods and Vision Pro, together with the operating systems and silicon that run them. A growing services division built around the App Store, iCloud, Apple Music, Apple TV+ and Apple Pay now contributes a large share of profit, making Apple one of the most valuable companies in the world.

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product.

In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC using state of the art process technology.

Description

- Work with design teams to understand and debug constraints and facilitate logic changes to improve timing.

- Work with the Physical Design team, highlighting issues and best practices.

- Help create timing ECO’s for project tapeout.

- Create and maintain scripts and methodologies for analysis and runs.

- Create documentation and help with guidelines/specs.

- Deep analysis of timing paths to identify key issues.

- Implement timing infrastructure.

Minimum Qualifications

Minimum BS and 3+ years of relevant industry experience.

Experience with large design STA and Timing Closure.

Programming skills with Perl and TCL.

Preferred Qualifications

Hands-on experience in STA.

Familiar with important aspects of timing of large high-performance SoC designs in sub-micron technologies.

Proficient in STA and methodologies for timing closure and have a fundamental understanding of noise, crosstalk, and OCV effects, among others.

Familiar with circuit modeling, including SPICE models, and worst-case corner selection.

Familiar with ECO techniques and implementation.

Good communicator who can accurately describe issues and follow them through to completion.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,173,618 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Remote, many countries
Similar stack
Same company
San Diego
$72k – $125k per year · In office · Full-Time · Bachelor's Degree · Richardson
Python
C++
C++
TensorFlow C++
AI/ML
Quantization
ONNX
TensorFlow
PyTorch
Physical AI
Machine Learning
DevOps
Git
Linux
Apply
In office · 8+ years exp · Bachelor's Degree · Austin
Python
SystemVerilog
Bash
Perl
DevOps
Linux
Chips/EDA
UVM
Apply
In office · 10+ years exp · Bachelor's Degree · Sunnyvale
SystemVerilog
AI/ML
Vertex AI
TPU
DevOps
GCP
Chips/EDA
UVM
Apply
$180k – $300k per year · In office · 5+ years exp · New York
Python
JavaScript
Java
C++
Node JS
Databases
RabbitMQ
Apache Kafka
AI/ML
Airflow
DevOps
Rest API
CI/CD
AWS
Docker
Kubernetes
Apply
Remote (United States) · Full-Time · 5+ years exp · Bachelor's Degree · Philadelphia
Python
C++
DevOps
Splunk
CI/CD
Jenkins
Git
Robotics
GStreamer
Apply
Remote (Europe) · 15+ years exp · Master's Degree · Vimercate
Chips/EDA
Photolithography
Plasma Etch
CMP
Statistical Process Control
Apply
≈ $115k – $211k per year (Estimated) · In office · San Diego
Apply
In office · 10+ years exp · Master's Degree · San Diego
Apply
≈ $232k – $423k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · San Diego
Verilog
Assembly
Apply
PLL Design Engineer 8 hours ago
≈ $232k – $423k per year (Estimated) · In office · 10+ years exp · San Diego
SystemVerilog
Apply
≈ $258k – $517k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · San Diego
C++
C++
OpenGL
DirectX
Apply
See all jobs
This is one of many
2,173,618 more open roles from verified company boards, updated every day.