2,215,508open jobs
142,265companies
251,643added this week
Browse all
Salary
$130k – $225k per year
Location
In office (Santa Clara)
Seniority
Senior · 5+ years exp
Visa
H-1B filings in 12 months: 4
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 12, 2026. First seen by Alion on Sep 4, 2026. Arista Networks scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Arista Networks is an American networking company founded in 2004 that sells high-speed ethernet switches and routers for data centres, campus networks and increasingly artificial intelligence clusters. Its differentiator is EOS, a network operating system built on an unmodified Linux kernel with a published state database, which allows programmatic control and streaming telemetry that traditional switch software could not offer. Headquartered in Santa Clara and listed on the New York Stock Exchange, it counts the largest cloud operators among its biggest customers and has taken substantial share from incumbent switch vendors in the data centre.

Arista Networks is an industry leader in data-driven, client-to-cloud networking for large data center, campus and routing environments. What sets us apart is our relentless pursuit of innovation. We leverage the latest advancements in cloud computing, artificial intelligence, and software-defined networking to provide our clients with a competitive edge in an increasingly interconnected world. Our solutions are designed to not only meet the current demands of the digital landscape but to also anticipate and adapt to future challenges.

At Arista we value the diversity of thought and perspectives that each employee brings to the table. We believe that fostering an inclusive environment, where individuals from various backgrounds and experiences feel welcome, is essential for driving creativity and innovation.

Our commitment to excellence has earned us several prestigious awards, such as Best Engineering Team, Best Company for Diversity, Compensation, and Work-Life Balance. At Arista, we take pride in our track record of success and strive to maintain the highest standards of quality and performance in everything we do.

Who You’ll Work With

Working closely with cross-functional teams including software, product management, and manufacturing, our engineers innovate on system architectures, high-speed PCB designs, and signal integrity to deliver state-of-the-art products that drive network performance and reliability.

What You'll Do

Our Hardware Engineering team is at the forefront of developing high-speed networking and Ethernet products used in Enterprise campuses, hyperscaler datacenters and bleeding edge AI clusters. With this comes complex, oftentimes cross-platform issues requiring engineers passionate about debugging and delivering root cause analysis and fixes to the design team, executives, and customers.

Candidates for this position would be responsible for debugging production system problems and delivering solutions.

  • Deep dive into various aspects of any existing hardware design - CPU/ASIC, power, SI, clocking, PCIE, optics, fab, components.
  • Work closely with sw & customer teams on high pressure escalations from the field, including reading logs, identifying the bug, determining the best fix with minimal interruption to the field, delivering the final solution, determining if any other systems are susceptible, and implementing measures to prevent the issue from occurring again.
  • Writing scripts to look for specific information in the logs or to capture information in live debug sessions
  • Work closely with the hw design team, but also be able to make firmware, schematic, BOM, fab changes as needed.
  • Lab measurements and debug.
  • Work closely with component, FA, ODM teams to identify component level or third party RCAs and fixes needed.
  • Identify test escapes. Work with the design validation team to examine current test limitations and develop new tests.
  • Write and present root cause analysis for executives and customers.
  • BSEE or MSEE
  • 5+ years of relevant experience in hardware engineering
  • Experience debugging Networking Hardware
  • Experience with proper design of 20+ layer count boards featuring 50G+ signals
  • Experience debugging and validating multi-phase DC/DC’s for high current, high transient loads
  • Experience with design and debug of high speed interfaces (DDR, PCIe) as well as low speed signals (I2C, SPI)
  • Familiarity with signal integrity and power integrity concepts and tools, such as: impedance, PDN’s, Bode plots, PCIE analyzers, TDR’s, VNA’s
  • FPGA design using Verilog

Compensation Information:

The new hire base pay for this role has a salary range of $130,000 to $225,000. Arista offers different pay ranges based on work location, so that we can offer consistent and competitive pay appropriate to the market. The actual base pay offered will be based on a wide range of factors, including skills, qualifications, relevant experience, and work location. The pay range provided reflects base pay only and in addition certain roles may also be eligible for discretionary Arista bonuses and equity. Employees in Sales roles are eligible to participate in Arista’s Sales Incentive Plan, which pays commissions calculated as a percentage of eligible sales. US-based employees are also entitled to benefits including medical, dental, vision, wellbeing, tax savings and income protection. The recruiting team can share more details during the hiring process specific to the role and location.

Arista Networks is an equal opportunity employer. Arista makes all hiring and employment-related decisions in a non-discriminatory manner without regard to race, color, religion, sex, sexual orientation, gender identity, national origin or any other factor determined to be unlawful under applicable federal, state, or law law. All your information will be kept confidential according to EEO guidelines.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,215,508 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Remote, many countries
Similar stack
Same company
Santa Clara
$87k – $165k per year · In office · Secret · Full-Time · 5+ years exp · Bachelor's Degree · McKinney
MATLAB
MATLAB
Simulink
Chips/EDA
HDL Coder
Management
Agile
MedTech
Design Controls
Apply
$87k – $165k per year · In office · Secret · Full-Time · 5+ years exp · Bachelor's Degree · McKinney
Python
Java
C#
C++
Perl
AI/ML
CUDA
DevOps
CI/CD
Git
GitLab
Linux
Management
Agile
Apply
$87k – $165k per year · In office · Secret · Full-Time · 5+ years exp · Bachelor's Degree · Pascagoula
MATLAB
DevOps
Red Hat
Linux
Unix
Apply
$165k – $224k per year · Equity · In office · Nationals only · Full-Time · 3+ years exp · Bachelor's Degree · Sunnyvale
Java
C#
C++
Perl
Web3
Layer 2
Apply
$193k – $262k per year · Equity · In office · Nationals only · Full-Time · 10+ years exp · Bachelor's Degree · Sunnyvale
C++
DevOps
Linux
Web3
Layer 2
Apply
Equity · Remote (EU) · Full-Time
Python
AI/ML
InfiniBand
DevOps
Ansible
SaltStack
Configuration Management
HPC
Apply
≈ $19k – $53k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Moscow
Verilog
C++
VHDL
Apply
Lead RTL Engineer 19 days ago
≈ $28k – $65k per year (Estimated) · In office · 12+ years exp · Bengaluru
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Xilinx Vivado
Formal Verification
Apply
≈ $20k – $48k per year (Estimated) · In office · Full-Time · 1+ year exp · Bachelor's Degree · Bengaluru
Verilog
SystemVerilog
Apply
$150k – $175k per year · Hybrid · Secret · Full-Time · 10+ years exp · Bachelor's Degree · Herndon
Python
Verilog
VHDL
DevOps
Linux
Chips/EDA
Xilinx Vivado
Apply
$160k – $275k per year · Hybrid · Full-Time · Mountain View
Python
Rust
Verilog
Haskell
SystemVerilog
Chisel
Bluespec
Haskell
GHC
DevOps
Bazel
Wi-Fi
Chips/EDA
Verilator
Cadence JasperGold
Yosys
Formal Verification
Synopsys VC Formal
Apply
FPGA Design Engineer 1 month ago
$110k – $170k per year · Hybrid · Full-Time · 5+ years exp · Santa Clara
Python
Verilog
SystemVerilog
Apply
FPGA Design Engineer 1 month ago
≈ $120k – $221k per year (Estimated) · Hybrid · Full-Time · 5+ years exp · Nashua
Python
Verilog
SystemVerilog
Apply
FPGA Design Engineer 1 month ago
$110k – $170k per year · Hybrid · Full-Time · 5+ years exp · Roseville
Python
Verilog
SystemVerilog
Apply
Hardware Intern 2 months ago
In office · Internship · Bachelor's Degree · Nashua
Verilog
Apply
≈ $105k – $202k per year (Estimated) · Hybrid · Full-Time · 3+ years exp · Santa Clara
Apply
≈ $180k – $406k per year (Estimated) · In office · Santa Clara
Verilog
Ruby
SystemVerilog
Perl
Apply
≈ $250k – $456k per year (Estimated) · In office · 10+ years exp · Santa Clara
Python
C++
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $162k – $313k per year (Estimated) · In office · 3+ years exp · Santa Clara
Python
Verilog
C++
VHDL
Perl
Apply
≈ $198k – $389k per year (Estimated) · In office · 10+ years exp · Santa Clara
Perl
Apply
≈ $274k – $549k per year (Estimated) · In office · 10+ years exp · Santa Clara
Python
Verilog
Ruby
C++
SystemVerilog
Perl
Apply
See all jobs
This is one of many
2,215,508 more open roles from verified company boards, updated every day.