2,003,555open jobs
119,082companies
247,426added this week
Browse all
Salary
≈ $48k – $125k per year (Estimated)
Location
In office (Singapore)

Confirmed on the employer's own hiring board on Oct 27, 2026. First seen by Alion on Oct 13, 2026. Astera Labs scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Astera Labs is a fabless semiconductor company specializing in advanced connectivity solutions for artificial intelligence and cloud infrastructure. Headquartered in San Jose, California, the firm designs integrated circuits, modules, and software that eliminate data bottlenecks between processors, memory, and network devices. Through its intelligent connectivity platform, it enables hyperscalers and data center operators to build scalable, high-performance computing systems.

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Job Description:

As an Analog/Mixed-Signal IC Design Engineer , you will be part of a key team designing sophisticated advanced node CMOS products. Your responsibilities will include developing and verifying circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, and CDRs to meet performance targets. You will also work on analog and clocking blocks for connectivity applications, using industry-standard tools like Spectre and MATLAB. The company seeks a highly motivated designer for this role

Basic Qualifications:

  • Pursuing a Master’s or PhD degree in EE is preferred

Desired Experience:

  • Hands-on experience in designing high-speed mixed-signal circuits including ADC/DAC data converters, RX front-end, TX driver/serializer, low-jitter PLLs, TX/RX calibration, low-jitter CLK distribution are other high-speed analog circuits is a must
  • Have a deep understanding of biasing, band-gaps, reference circuits, opamps, comparators and other analog circuits
  • Solid track-record for implementation of analog circuits high-speed data transmission.
  • Design and tapeout experience in advanced CMOS nodes (ex. 20nm or newer) is a must
  • Solid fundamentals in detailed transistor-level design, feedback/stability analysis, and noise/jitter analysis.
  • Knowledge of TIA design and drivers for optical applications is highly desirable
  • Experience in RFIC design for wireless or wireline communication systems is highly desirable.
  • Strong technical independent contributor with a proven ability to drive results.
  • Excellent teamwork, presentation, and documentation skills.
  • Ability to collaborate with global teams across multiple time zones and deliver under pressure with strict deadlines.
  • Strong experience in lab chip bring-up and debugging efforts.
  • Relevant research publications and/or patents in analog or RF IC design.
  • Familiarity in programming/scripting languages such as Python, Matlab, or C.
  • Experience with PCB design.
  • Familiarity with Verilog RTL or DSP design concepts.
  • Knowledge of optical transceivers.
  • Expertise in ESD protection techniques and IC packaging methodologies.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,003,555 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Singapore
≈ $67k – $132k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · Singapore
SpaceTech
FMEA
Life Sciences
Flow Cytometry
MedTech
Design Controls
Verification & Validation
Apply
$37k – $56k per year (gross) · In office · Full-Time · 3+ years exp · Singapore
Chips/EDA
Statistical Process Control
MedTech
CAPA
Apply
≈ $45k – $116k per year (Estimated) · In office · Bachelor's Degree · Singapore
Chips/EDA
Statistical Process Control
Advantest / Teradyne ATE
QA
Rest-Assured
Apply
≈ $90k – $203k per year (Estimated) · In office · Bachelor's Degree · Morrisville
Python
C++
Bash
DevOps
Windows
Management
Agile
Apply
In office · Internship · Bachelor's Degree · Belgrade
C++
DevOps
Git
Apply
≈ $46k – $91k per year (Estimated) · In office · Full-Time · 8+ years exp · Bachelor's Degree · Singapore
MATLAB
MATLAB
Simulink
Chips/EDA
LTspice
Apply
≈ $76k – $154k per year (Estimated) · In office · Nationals only · 3+ years exp · Bachelor's Degree · Brownsville
MATLAB
MATLAB
Simulink
Design
AutoCAD
MedTech
Design Controls
Energy
PSCAD
ETAP
PowerWorld
DNP3
Apply
$150k – $220k per year · In office · Full-Time · Bachelor's Degree · San Leandro
Python
MATLAB
DevOps
Linux
Apply
In office · Full-Time · Master's Degree · Lund
Python
C++
MATLAB
Fortran
DevOps
HPC
DNS
SpaceTech
OpenFOAM
Apply
$109k – $149k per year · In office · Nationals only · 8+ years exp · Bachelor's Degree · United States
Python
C++
MATLAB
Apply
≈ $62k – $131k per year (Estimated) · In office · Singapore
Python
Verilog
C++
SystemVerilog
Perl
AI/ML
NVLink
Chips/EDA
UVM
Apply
≈ $151k – $342k per year (Estimated) · In office · 10+ years exp · Tel Aviv
Python
Perl
AI/ML
NVLink
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Apply
≈ $32k – $72k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · Bengaluru
Python
Verilog
SystemVerilog
Perl
AI/ML
NVLink
Chips/EDA
Formal Verification
Apply
≈ $191k – $354k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · San Jose
Python
C++
AI/ML
NVLink
Apply
Firmware Engineer 7 days ago
≈ $156k – $287k per year (Estimated) · In office · 5+ years exp · Bachelor's Degree · San Jose
Python
C++
AI/ML
NVLink
DevOps
RTOS
Apply
≈ $37k – $103k per year (Estimated) · In office · Full-Time · Bachelor's Degree · Singapore
JavaScript
Node JS
DevOps
CI/CD
Apply
Associate, TMT/IP 3 hours ago
In office · Singapore
Apply
≈ $19k – $34k per year (Estimated) · In office · Internship · Singapore
Apply
≈ $18k – $29k per year (Estimated) · In office · Internship · Bachelor's Degree · Singapore
Apply
≈ $66k – $152k per year (Estimated) · Equity · Remote (Singapore) · 10+ years exp · Singapore
Cybersecurity
SIEM
Energy
DNP3
Apply
See all jobs
This is one of many
2,003,555 more open roles from verified company boards, updated every day.