1,990,243open jobs
117,835companies
247,650added this week
Browse all
Salary
≈ $191k – $354k per year (Estimated)
Location
In office (San Jose)
Seniority
Principal · 8+ years exp
Visa
H-1B filings in 12 months: 77 · for this role: 54 · green card filings: 7

Confirmed on the employer's own hiring board on Oct 26, 2026. First seen by Alion on Oct 20, 2026. Astera Labs scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Astera Labs is a fabless semiconductor company specializing in advanced connectivity solutions for artificial intelligence and cloud infrastructure. Headquartered in San Jose, California, the firm designs integrated circuits, modules, and software that eliminate data bottlenecks between processors, memory, and network devices. Through its intelligent connectivity platform, it enables hyperscalers and data center operators to build scalable, high-performance computing systems.

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

Astera Labs is looking for a Principal Post-Silicon Validation Engineer to take our connectivity silicon from first-silicon bring-up to production-ready. You will own the validation strategy for high-speed interconnect products, characterize real silicon in the lab, and drive root-cause analysis of the toughest system-level issues.

As AI workloads scale into rack-level infrastructure, every link has to perform flawlessly. Your work will directly shape the quality, performance, and time-to-market of the products that connect the world's most advanced AI platforms, in a hyper-growth company where your technical judgment carries real weight.

Key Responsibilities

Post-Silicon Validation Leadership

  • Architect and drive end-to-end post-silicon validation plans, from first-silicon bring-up through characterization and production release
  • Define test strategies, coverage goals, and exit criteria in partnership with design, architecture, and product teams
  • Lead lab bring-up of new silicon, including board, firmware, and software readiness

Debug and Characterization

  • Debug complex silicon, firmware, and system-level failures to root cause across the hardware/software boundary
  • Characterize high-speed serial link performance, including margining, signal integrity, and compliance, across process, voltage, and temperature
  • Partner with design and DFT teams to feed findings back into current and future product generations

Automation and Infrastructure

  • Develop scalable validation automation frameworks and test content using Python and C/C++
  • Build and improve lab infrastructure, test benches, and data analysis flows to increase validation throughput
  • Analyze large validation datasets to identify trends, outliers, and risks early

Technical Leadership

  • Mentor engineers and set best practices for validation methodology across the team
  • Collaborate with customers and Field Applications Engineers to reproduce and resolve system-level issues

Basic Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field
  • 8-12 years of experience in post-silicon validation, silicon bring-up, or hardware characterization
  • Hands-on experience with high-speed serial interfaces such as PCIe, including a strong understanding of the physical layer
  • Proficiency in lab equipment, including oscilloscopes, BERTs, protocol analyzers, and power supplies
  • Strong scripting and programming skills in Python and/or C/C++ for test automation
  • Proven ability to debug complex hardware and firmware issues to root cause

Preferred Qualifications

  • Master's degree or PhD in Electrical Engineering, Computer Engineering, or a related field
  • Experience with PCIe Gen 5 or Gen 6, Ethernet, or retimer products
  • Experience with SerDes characterization, equalization tuning, and link margining
  • Track record of taking multiple products from first silicon to volume production
  • Strong cross-functional communication skills and the ability to lead without direct authority

Salary range is $207,000 to $230,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,990,243 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
≈ $168k – $311k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Irvine
Python
MATLAB
SpaceTech
DO-254
DO-160
ARINC
Defense
MIL-STD-461
Apply
$135k – $175k per year • Equity • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • San Antonio
Energy
PSS/E
PSCAD
ETAP
PowerFactory
NERC CIP
Apply
$131k – $190k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Somerset
Python
C++
MATLAB
Apply
$257k – $327k per year • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • San Francisco
MATLAB
MATLAB
Simulink
AI/ML
OpenAI
Robotics
Digital Twin
Energy
PSCAD
ETAP
Apply
MMIC Design Engineer 2 hours ago
≈ $157k – $288k per year (Estimated) • In office • Full-Time • 10+ years exp • Master's Degree • San Jose
Perl
DevOps
Unix
Chips/EDA
Synopsys HSPICE
Siemens Calibre
Cadence Quantus
Synopsys PrimeSim
Apply
Hybrid • 2+ years exp • Bachelor's Degree • Sudan
Python
JavaScript
Java
Kotlin
TypeScript
C++
Dart
Node JS
Swift
Apex
Java
Spring Boot
Apache Camel
Apex
MuleSoft
Frontend
Vue.js
GraphQL
Angular
React.js
JQuery
Mobile
Flutter
React Native
PassKit
DevOps
Rest API
GitHub Actions
CircleCI
CI/CD
Jenkins
Windows
SOAP
Cybersecurity
SonarQube
PCI DSS
GDPR
HIPAA
OWASP
Management
Confluence
Jira
Stripe
Agile
Scrum
Kanban
Apply
Remote (likely EAEU) • Minsk
Python
SQL
Databases
RabbitMQ
Apache Kafka
DevOps
Rest API
gRPC
GCP
Azure
CI/CD
Git
AWS
Docker
Kubernetes
Management
Agile
Scrum
Kanban
QA
Selenium
Playwright
Pytest
Apply
≈ $45k – $95k per year (Estimated) • In office • TS/SCI • 3+ years exp • Quantico
Python
SPSS
Analytics
Microsoft Excel
Apply
In office • Bachelor's Degree • Sandton
Python
JavaScript
TypeScript
C#
AI/ML
Function Calling
AI Agents
RAG
Human-in-the-Loop
Structured Outputs
Agentic Workflows
DevOps
Rest API
Azure
Management
Power Automate
BPMN
Apply
$40k per year • In office • Internship • Bachelor's Degree • Tampa
Python
JavaScript
TypeScript
SQL
C#
AI/ML
Copilot
Claude
ChatGPT
DevOps
Git
Management
Agile
Scrum
Apply
Firmware Engineer 6 days ago
≈ $156k – $287k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • San Jose
Python
C++
AI/ML
NVLink
DevOps
RTOS
Apply
≈ $190k – $351k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • San Jose
Python
AI/ML
NVLink
Chips/EDA
Cadence Allegro
OrCAD
Apply
$210k – $275k per year • In office • 15+ years exp • Bachelor's Degree • San Jose
AI/ML
NVLink
Apply
$185k – $230k per year • In office • 8+ years exp • Bachelor's Degree • San Jose
Python
C++
SystemVerilog
AI/ML
InfiniBand
NVLink
Chips/EDA
UVM
Apply
≈ $204k – $377k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • San Jose
Python
AI/ML
NVLink
Apply
≈ $197k – $363k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • San Jose
DevOps
RTOS
Apply
≈ $135k – $249k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • San Jose
C++
DevOps
RTOS
Git
Gerrit
Apply
≈ $152k – $270k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • San Jose
C++
Apply
≈ $126k – $248k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • San Jose
Rust
C++
Apply
$56k – $116k per year • Equity • In office • 3+ years exp • Bachelor's Degree • San Jose
Apply
See all jobs
This is one of many
1,990,243 more open roles from verified company boards, updated every day.