1,011,843open jobs
60,160companies
168,355added this week
Browse all
Salary
≈ $128k – $246k per year (Estimated)
Location
In office (San Jose)
Seniority
Senior

Confirmed on the employer's own hiring board on Oct 1, 2026. First seen by Alion on Sep 28, 2026. Astera Labs scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Astera Labs is a fabless semiconductor company specializing in advanced connectivity solutions for artificial intelligence and cloud infrastructure. Headquartered in San Jose, California, the firm designs integrated circuits, modules, and software that eliminate data bottlenecks between processors, memory, and network devices. Through its intelligent connectivity platform, it enables hyperscalers and data center operators to build scalable, high-performance computing systems.

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com. 

Job Description  

We are looking for Digital Design Engineers with experience developing micro-architecture and implementation of the front-end circuit design, including RTL, synthesis, IP integration for high performance network controllers. The candidate is preferred to have knowledge of communication/interface protocols such as PCI-Express (Gen-3 and above), Ualink, Esun, Ethernet etc. 

Basic Qualifications:  

  • Strong academic and technical background in electrical engineering. A Bachelor’s degree in EE is required, and a Master’s degree is preferred. 
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks. 
  • Entrepreneurial, open-mind behavior and can-do attitude. 
  • Authorized to work in the US and start immediately. 

Required Experience:  

  • Hands-on, prefer knowledge of high-speed protocols like PCIe, Ualink, Esun, Ethernet, etc. 
  • Proven front end design skill - architecture, RTL, simulations and synthesis 
  • Experience with Synopsys and/or Cadence digital design tools/flows 
  • Knowledge of design for test (DFT) 
  • Familiarity with UVM based design verification 
  • Silicon bring-up and debug experience 

Preferred Experience:  

  • Scripting with Python or other equivalent programming languages. 
  • Development/support for PCIe or Ethernet Switch products. 

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,011,843 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
San Jose
$156k per year • Remote (United States) • 10+ years exp • Bachelor's Degree
Apply
≈ $87k – $167k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • Pittsburgh
Apply
$106k per year • In office • 7+ years exp • Bachelor's Degree • Oakland
Apply
$117k per year • In office • 7+ years exp • Bachelor's Degree • Oakland
Apply
$102k per year • In office • 7+ years exp • Bachelor's Degree • Oakland
Design
AutoCAD
Apply
≈ $17k – $47k per year (Estimated) • In office • Internship • Hyderabad
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
≈ $70k – $147k per year (Estimated) • In office • Master's Degree • Maia
Verilog
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Formal Verification
Apply
≈ $70k – $147k per year (Estimated) • In office • 3+ years exp • Master's Degree • Maia
Verilog
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Formal Verification
Apply
≈ $28k – $59k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Hyderabad
Chips/EDA
Synopsys VCS
UVM
Synopsys Verdi
Apply
In office • 8+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Apply
$170k – $210k per year • In office • 8+ years exp • Master's Degree • Irvine
AI/ML
NVLink
Chips/EDA
Cadence Virtuoso
Apply
≈ $154k – $313k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • San Jose
AI/ML
NVLink
Apply
$185k – $230k per year • In office • 8+ years exp • Bachelor's Degree • San Jose
Python
AI/ML
NVLink
Chips/EDA
UVM
Apply
$207k – $230k per year • In office • 8+ years exp • Master's Degree • San Jose
AI/ML
NVLink
Chips/EDA
Cadence Virtuoso
Apply
$136k – $170k per year • In office • 2+ years exp • Bachelor's Degree • San Jose
Python
C++
AI/ML
InfiniBand
NVLink
Apply
$44k – $185k per year • Equity • In office • Internship • Bachelor's Degree • San Jose
Python
C++
MATLAB
Design
SolidWorks
Apply
REMOTE - RL Engineer 12 hours ago
≈ $76k – $192k per year (Estimated) • In office • San Jose
Apply
$83k – $100k per year • Equity • In office • 1+ year exp • Bachelor's Degree • San Jose
AI/ML
Hadoop
DevOps
HPC
Linux
Apply
Thermal Engineer 1 day ago
$105k – $125k per year • Equity • In office • 2+ years exp • Master's Degree • San Jose
AI/ML
Hadoop
DevOps
HPC
Linux
Windows
Apply
$155k – $175k per year • Equity • In office • 8+ years exp • Master's Degree • San Jose
DevOps
Linux
Windows
Apply
See all jobs
This is one of many
1,011,843 more open roles from verified company boards, updated every day.