1,827,111open jobs
105,833companies
267,683added this week
Browse all
Salary
≈ $63k – $130k per year (Estimated)
Location
In office (Maia)
Seniority
Staff · 3+ years exp

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Sep 30, 2026. Synopsys scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Synopsys is an American software company founded in 1986 that supplies electronic design automation tools used to design and verify integrated circuits, together with a large portfolio of licensable semiconductor IP such as interface, memory and processor blocks. Its 2025 acquisition of Ansys added engineering simulation software for structures, fluids and electromagnetics, while it sold its application security business, now Black Duck, in 2024. Listed on Nasdaq, it hires applications engineers, SoC solutions engineers and R&D staff in the United States, India and Vietnam. The company is headquartered in Sunnyvale, California, United States.

Job Description and Requirements

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You are a passionate and skilled ASIC Digital Design Engineer with knowledge in RTL design and verification and focus on building hardware that must be both performant and secure. Your work in digital design has taught you that security cannot be an afterthought, it must be architected into the IP from the beginning. You understand the interplay between hardware design decisions and security implications, and you make design choices that account for both functional correctness and threat resilience.

You have a keen interest in working on cutting-edge technologies and are eager to contribute to the development of state-of-the-art IP cores and subsystems. You thrive in a collaborative environment and are excited about the opportunity to work with an international team of experts. You possess excellent problem-solving and debugging skills and are adept at communicating complex technical concepts effectively. You are committed to continuous learning and professional growth, and you are enthusiastic about making a significant impact in the fields of Hardware Security, High Performance Computing, Artificial Intelligence, and Automotive.

What You’ll Be Doing

  • Design and implement RTL in Verilog and SystemVerilog for Security IP cores, translating security requirements into synthesizable, verifiable hardware
  • Build and maintain test environments for digital hardware Security IP using SystemVerilog and UVM, ensuring coverage of corner cases and attack scenarios
  • Verify IP cores and subsystems using modern verification techniques including UVM testbenches and formal verification tools
  • Collaborate with hardware and software security engineers to analyse functional correctness and performance of embedded IP solutions across threat models
  • Contribute to detailed design specifications, verification plans, and documentation that support global development and customer integration
  • Work within an international team across time zones, coordinating design reviews, debugging sessions, and milestone deliveries

The Impact You Will Have

  • Strengthen the security posture of IP cores that protect critical systems in automotive, AI, and high-performance computing applications
  • Enable faster SoC integration by delivering IP that meets strict performance, power, and area requirements without compromising security
  • Reduce customer risk and time-to-market by ensuring IP is verified to the highest standards before it ships
  • Driving innovation in the fields of CyberSecurity, High Performance Computing, Artificial Intelligence, and Automotive.
  • Advance the state of hardware security design within Synopsys, contributing techniques and methods that influence future IP development
  • Support the growth of Synopsys Security IP in high-growth markets where trust and resilience are non-negotiable
  • Help maintain Synopsys' leadership position in delivering silicon IP that customers depend on for differentiation and compliance

What You’ll Need

  • MSc or PhD in Electrical Engineering or Computer Science.
  • 3+ years of strong working knowledge of RTL design for hardware IP components, with hands-on experience writing synthesizable SystemVerilog
  • Ability to create detailed specifications for test environments.
  • Proficiency in ASIC verification using System Verilog, UVM, and or Verilog
  • Strong understanding of IC Design flows and exceptional problem-solving and debugging skills.
  • Experience with hardware security concepts or cryptographic IP is a plus

Who You Are

  • A strong communicator with excellent written and verbal skills.
  • A team player who thrives in a collaborative international environment.
  • An innovative thinker who is passionate about technology and continuous improvement.
  • Detail-oriented and committed to delivering high-quality work.
  • Adaptable and able to manage multiple tasks effectively.

The Team You'll Be Part Of

You will be joining the Security IP team in Porto, a dynamic group focused on extending Synopsys Security IP into markets including CyberSecurity, High Performance Computing, Artificial Intelligence, and Automotive. The team is made up of hardware and softwaresecurity experts working together to develop state-of-the-art IP cores and subsystems. Collaboration, creativity, and a commitment to excellence define how the team operates.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiringprocess.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,827,111 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Maia
≈ $37k – $84k per year (Estimated) • In office • 5+ years exp • Shenzhen
Apply
≈ $32k – $74k per year (Estimated) • Hybrid • Full-Time • Kyiv
Python
Bash
Perl
DevOps
Ansible
CI/CD
Jenkins
Git
Gerrit
GitHub
HPC
Linux
Apply
≈ $32k – $74k per year (Estimated) • Hybrid • Full-Time • Lviv
Python
Bash
Perl
DevOps
Ansible
CI/CD
Jenkins
Git
Gerrit
GitHub
HPC
Linux
Apply
In office • Full-Time • Pune
Apply
≈ $28k – $82k per year (Estimated) • In office • Full-Time • Belgrade
Apply
≈ $19k – $44k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $26k – $54k per year (Estimated) • In office • Full-Time • Bachelor's Degree • George Town
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $14k – $32k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • George Town
SystemVerilog
Chips/EDA
UVM
Apply
Senior Design Lead 2 hours ago
≈ $23k – $52k per year (Estimated) • Hybrid • 8+ years exp • Vietnam
Verilog
Chips/EDA
Synopsys SpyGlass
Apply
Design Lead 2 hours ago
≈ $23k – $52k per year (Estimated) • Hybrid • 4+ years exp • Vietnam
Verilog
Chips/EDA
Synopsys SpyGlass
Apply
≈ $24k – $50k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Ho Chi Minh City
Python
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys StarRC
Ansys RedHawk
Apply
≈ $88k – $154k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Nepean
Python
Verilog
DevOps
HPC
Chips/EDA
Synopsys Verdi
Apply
≈ $92k – $154k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Nepean
Chips/EDA
Cadence Allegro
Apply
≈ $54k – $112k per year (Estimated) • In office • 5+ years exp • Shanghai
DevOps
Linux
Apply
≈ $22k – $45k per year (Estimated) • In office • 5+ years exp • Ho Chi Minh City
Apply
≈ $58k – $132k per year (Estimated) • In office • 10+ years exp • Master's Degree • Maia
DevOps
HPC
Apply
≈ $61k – $128k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Maia
Verilog
SystemVerilog
VHDL
DevOps
HPC
Apply
≈ $61k – $128k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Maia
Verilog
SystemVerilog
VHDL
DevOps
HPC
Apply
≈ $43k – $98k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Maia
DevOps
RTOS
Apply
$20k – $39k per year • Hybrid • Full-Time • Maia
Python
Apply
See all jobs
This is one of many
1,827,111 more open roles from verified company boards, updated every day.