2,047,476open jobs
122,754companies
241,465added this week
Browse all
Salary
≈ $129k – $238k per year (Estimated)
Location
In office (Fort Collins)
Seniority
Principal · 12+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 1, 2026. First seen by Alion on Oct 30, 2026. Broadcom scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Broadcom is an American semiconductor and infrastructure software company headquartered in Palo Alto, California, whose chip lineage runs back through Avago to the Hewlett-Packard components division. It designs networking switch and routing silicon that carries a large share of data centre traffic, custom AI accelerators built for hyperscale customers, plus wireless, broadband, storage and optical components. A sequence of very large acquisitions, culminating in the sixty-nine billion dollar purchase of VMware in 2023, has made infrastructure software roughly as important as chips to the group, and it is one of the most valuable listed technology companies in the world.

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Be part of the Custom Silicon Design Team within Broadcom’s ASIC Products Division in beautiful Fort Collins, Colorado. Join a world-class engineering group developing custom CMOS ASICs for cutting-edge AI, Cellular, Networking, Computing, and Storage products. This Floorplan Engineer role focuses on chip-level physical architecture and integration for advanced ASICs operating at speeds exceeding 1 GHz, from concept through production. The position provides hands-on experience with the latest 3 nm and smaller process nodes, defining and optimizing the overall die layout, including partitioning, hierarchy, and placement of major functional blocks, memories, and I/O structures for AI, computing, and networking SoCs.

Key Responsibilities

  • Define and optimize top-level floorplan architecture, including die size estimation, hierarchy definition, and partitioning.
  • Drive macro placement, power grid design, clock distribution planning, pin placement, and feedthrough optimization.
  • Collaborate closely with RTL, timing, and packaging teams to balance performance, power, and area (PPA) targets.
  • Lead top-level timing closure, congestion analysis, and ECO implementation to ensure clean tapeout readiness.
  • Coordinate with block owners and integration teams for smooth block-level to top-level convergence.
  • Support cross-functional design integration, providing guidance and technical support to internal and external partners.
  • Apply a deep understanding of block PnR, timing closure, physical verification, and IR/EM analysis to achieve signoff-quality results.
  • Contribute to design flow automation and methodology development for advanced process technologies.

Technical Skills / Background

  • Strong foundation in VLSI design principles and ASIC physical design fundamentals.
  • In-depth experience with floorplanning, die partitioning, and hierarchical design.
  • Working knowledge of PLLs, clock networks, power delivery, and timing-critical structures.
  • Proven ability to drive PPA optimization through innovative layout and planning strategies.

Coding & Tool Proficiency

  • Strong experience with TCL scripting and Linux environments is required.
  • Proficiency in Python, Perl, or Ruby is preferred.
  • Experience with Cadence or equivalent physical design tools is highly desirable.

Collaboration and Leadership

  • Excellent communication, organizational, and problem-solving skills.
  • Ability to work effectively with customers and cross-functional teams across global sites and time zones.
  • Skilled at organizing and presenting large data sets, managing multiple priorities efficiently.
  • Exercises independent judgment and strong engineering insight in defining methods, techniques, and evaluation criteria.
  • Provides technical leadership, mentors others, and leads execution of new initiatives.

Education and Experience

  • BS in Electrical or Computer Engineering with 12+ years of relevant experience, or
  • MS in Electrical or Computer Engineering with 10+ years of relevant experience.

Compensation and Benefits

The annual base salary range for this position is USD To USD

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,047,476 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Fort Collins
$191k – $254k per year · Equity · In office · Top Secret · 8+ years exp · Waltham · Broomfield
Python
C++
MATLAB
AI/ML
Reinforcement Learning
Computer Vision
AI Agents
Machine Learning
Robotics
Sensor Fusion
Path Planning
Apply
$163k – $224k per year · Equity · In office · Full-Time · 10+ years exp · Bachelor's Degree · Santa Clara
Python
MATLAB
MATLAB
Simulink
DevOps
SLI/SLO/SLA
Design
AutoCAD
SpaceTech
Siemens NX
Apply
≈ $166k – $306k per year (Estimated) · Hybrid · Full-Time · 9+ years exp · Bachelor's Degree · Austin
Verilog
VHDL
Apply
≈ $164k – $303k per year (Estimated) · Hybrid · Full-Time · 6+ years exp · Bachelor's Degree · Santa Clara
Python
C++
SystemC
DevOps
Grafana
Analytics
Tableau
Power BI
Plotly
Apply
$190k – $300k per year · In office · Full-Time · Watertown
Apply
≈ $111k – $250k per year (Estimated) · In office · Bachelor's Degree · Fort Collins
Python
C++
Perl
Apply
≈ $107k – $242k per year (Estimated) · In office · Bachelor's Degree · Fort Collins
Verilog
Apply
≈ $107k – $242k per year (Estimated) · In office · Bachelor's Degree · Fort Collins
Verilog
Apply
$165k – $219k per year · Equity · In office · TS/SCI · 12+ years exp · Bachelor's Degree · Broomfield · Fort Collins · Costa Mesa
Python
C++
MATLAB
AI/ML
Computer Vision
Robotics
Sensor Fusion
Defense
Radar Signal Processing
Apply
$114k – $152k per year · Equity · In office · Secret · 3+ years exp · Bachelor's Degree · Fort Collins
Python
AI/ML
Computer Vision
Robotics
Sensor Fusion
Defense
MIL-STD-810
Apply
See all jobs
This is one of many
2,047,476 more open roles from verified company boards, updated every day.