2,211,615open jobs
142,077companies
249,740added this week
Browse all
Salary
$91k – $146k per year
Location
In office (Fort Collins)
Seniority
Senior · 5+ years exp
Visa
H-1B filings in 12 months: 101 · for this role: 58 · green card filings: 23
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 12, 2026. First seen by Alion on Nov 11, 2026. Broadcom scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Broadcom is an American semiconductor and infrastructure software company headquartered in Palo Alto, California, whose chip lineage runs back through Avago to the Hewlett-Packard components division. It designs networking switch and routing silicon that carries a large share of data centre traffic, custom AI accelerators built for hyperscale customers, plus wireless, broadband, storage and optical components. A sequence of very large acquisitions, culminating in the sixty-nine billion dollar purchase of VMware in 2023, has made infrastructure software roughly as important as chips to the group, and it is one of the most valuable listed technology companies in the world.

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

ASIC Design Engineer

Be part of the Custom Silicon Design Team within Broadcom’s ASIC Products Division in beautiful Fort Collins, Colorado. Join a world-class engineering group developing custom CMOS ASICs for cutting-edge AI, Cellular, Networking, Computing, and Storage products. This Design Engineering position focuses on the physical implementation of high-performance ASICs, providing hands-on experience with the latest 3 nm and smaller process nodes operating at speeds exceeding 1 GHz, from concept through production. The role offers exposure to advanced design methodologies and close collaboration with senior engineers across multiple disciplines to deliver industry-leading silicon solutions.

Key Responsibilities:

  • Contribute to the physical design implementation of large-scale ASICs (multi-hundred-million gate complexity).
  • Support key design activities including floorplanning, placement, clock tree synthesis, routing, timing closure, and physical verification (DRC/LVS).
  • Collaborate with cross-functional teams on block-level integration, timing analysis, and design signoff.
  • Utilize both commercial and in-house EDA tools for design, implementation, and verification.
  • Contribute to design flow improvements, automation, and deep sub-micron methodology development.
  • Assist in timing analysis, power planning, IR/EM checks, and post-route optimization.
  • Gain exposure to the complete ASIC design cycle - from RTL to GDSII and silicon bring-up.
  • Interface with customers and internal stakeholders to support technical discussions and design reviews.

Technical Skills / Background:

  • Solid understanding of VLSI design, CMOS logic, and digital circuit fundamentals.
  • Familiarity with ASIC physical design concepts such as placement, routing, and timing.
  • Strong analytical and debugging skills, with the ability to quickly learn new tools and flows.

Coding and Tool Proficiency:

  • Proficiency in UNIX/Linux environments.
  • Working knowledge of TCL; familiarity with Python or Perl preferred.
  • Exposure to EDA tools such as Cadence Innovus, Synopsys ICC2, or PrimeTime is a plus.

Soft Skills:

  • Excellent communication, collaboration, and problem-solving abilities.
  • Ability to work effectively with cross-functional and global teams.
  • Highly motivated, detail-oriented, and eager to learn in a fast-paced R&D environment.
  • Demonstrates strong engineering judgment, ownership, and accountability.

Education and Experience:

  • Bachelor’s degree in Electrical or Computer Engineering and 5+ years of related experience, or
  • Master’s degree in Electrical or Computer Engineering and 3+ years of related experience, or
  • Ph.D in Electrical or Computer Engineering

Compensation and Benefits

The annual base salary range for this position is USD 91,100.00 To USD 146,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,211,615 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Remote, many countries
Similar stack
Same company
Fort Collins
ASIC DFT Engineer 1 day ago
$129k – $207k per year · Equity · In office · Full-Time · 12+ years exp · Bachelor's Degree · Fort Collins · Irvine
Python
Verilog
C++
Chips/EDA
Tessent
Statistical Process Control
Apply
$160k – $220k per year · Equity · In office · Full-Time · Bachelor's Degree · San Francisco
Python
C
C++
C
Embedded C
DevOps
GitHub Actions
RTOS
CI/CD
Linux
Wi-Fi
Apply
$160k – $220k per year · Equity · Hybrid · Full-Time · Bachelor's Degree · San Francisco
Verilog
C++
VHDL
MATLAB
MATLAB
Simulink
Chips/EDA
KiCad
LTspice
Apply
Electrical Engineer 23 days ago
$150k – $210k per year · Equity · In office · Full-Time · 3+ years exp · San Francisco
Apply
$150k – $210k per year · Equity · In office · Full-Time · 3+ years exp · San Francisco
Python
Apply
Remote (Europe) · 15+ years exp · Master's Degree · Vimercate
Chips/EDA
Photolithography
Plasma Etch
CMP
Statistical Process Control
Apply
$114k – $152k per year · Equity · In office · Secret · 3+ years exp · Bachelor's Degree · Broomfield · Fort Collins
Python
MATLAB
AI/ML
Computer Vision
DevOps
GitHub
Linux
Robotics
Sensor Fusion
Chips/EDA
Altium Designer
Management
Jira
Apply
$123k – $162k per year · Equity · In office · 5+ years exp · Bachelor's Degree · Fort Collins
AI/ML
Computer Vision
Robotics
Sensor Fusion
SpaceTech
DO-178C
DO-254
FMEA
MedTech
CAPA
Defense
MIL-STD-810
MIL-STD-461
Apply
$93k – $144k per year · In office · Full-Time · 3+ years exp · Bachelor's Degree · Fort Collins
Apply
$80k – $120k per year · In office · Full-Time · 3+ years exp · Fort Collins
Python
Chips/EDA
JMP
MedTech
Verification & Validation
Apply
$30k – $34k per year · In office · Full-Time · 1+ year exp · High School Diploma · Fort Collins
Apply
See all jobs
This is one of many
2,211,615 more open roles from verified company boards, updated every day.