2,163,220open jobs
139,131companies
240,217added this week
Browse all
Location
In office (Bengaluru)
Seniority
Staff · 8+ years exp
Visa
Sponsors visas in United States, United Kingdom; no register of this country names it
Employment
Full-Time

Confirmed on the employer's own hiring board on Nov 11, 2026. First seen by Alion on Nov 10, 2026. Broadcom scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Broadcom is an American semiconductor and infrastructure software company headquartered in Palo Alto, California, whose chip lineage runs back through Avago to the Hewlett-Packard components division. It designs networking switch and routing silicon that carries a large share of data centre traffic, custom AI accelerators built for hyperscale customers, plus wireless, broadband, storage and optical components. A sequence of very large acquisitions, culminating in the sixty-nine billion dollar purchase of VMware in 2023, has made infrastructure software roughly as important as chips to the group, and it is one of the most valuable listed technology companies in the world.

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Description:

Broadcom's Central Engineering Group (CEG) is looking for an experienced, energetic and self-driven professional to join our team as a senior modeling engineer for the development and improvement of functional, timing, power, and DFT simulation models. This role will focus on authoring, debugging, and optimizing memory IP (SRAM, RF, CAM, ROM, etc.) EDA models used in ASIC-like design flows by chip teams throughout the company. This is a senior position with the expectation that the candidate can lead projects, proactively navigate complex technical issues, be able to work autonomously, and collaboratively participate in the establishment of strategic objectives.

The candidate must have abilities to prioritize well, communicate clearly and concisely, deliver high quality solutions on-time, and possess excellent problem solving skills. This person will be expected to work across multiple facets of projects, have experience with ASIC development, and juggle multiple responsibilities at the same time exhibit excellent multitasking, context switching, and time management skills.

Responsibilities:

Candidate will

  • Lead memory modeling and compiler development projects working closely with design teams in an environment highly charged with technical complexities and dynamic schedule challenges.
  • Be expected to demonstrate skills and abilities to lead and drive results & improvements, multitask and deliver high quality solutions in a timely fashion.
  • Write model templates for integration into memory compilers to generate models used in DFT/CAD tools used in ASIC development flows.
  • Participate in forums for model development, improvement and reviews, and will serve as a knowledge resource for peers, colleagues, and subordinates in the organization.
  • Be expected to communicate well, document well, prioritize tasks and handle the multiple facets of model development projects independently to meet the business goals and commitments.
  • Work to improve memory models and model generation flows for better performance, user experience and quality.
  • Work directly with IP design teams, compiler teams and tool vendors globally to help resolve model related issues, and find timely solutions.
  • Respond to library support requests and address tickets on model issues from product teams across Broadcom.

Qualifications:

  • The minimum engineering experience required is typically a BS degree in EE/CS/CE with programming/coding experience with 8+ years of industry experience, or an MS degree with 6+ or Ph.D. degree in EE/CS with 3+ years of industry experience.
  • Have at least 3 years experience using Linux systems; possess excellent knowledge of Linux commands, file systems, and job execution.
  • Strong preference for 5+ years of experience in Verilog modeling skills
  • Static & Dynamic timing analysis knowledge.
  • Experience with chip design tools and design flows, such as:
    • DFT: Tessent, LogicVision, Modus, manufacturing test flows: at-speed scan test, Logic BIST, Memory BIST
    • Synthesis: Design Compiler, Genus.
    • Simulation: VCS, Questa, Verilog, waveform viewers, and simulation debug.
    • UVM verification tetsbench and methodology development
  • Conversant with Verilog/RTL/Behavioral/Timing/Power/DFT/ATPG/Synthesizable model development for SRAMs/RF/CAM/ROM, etc. memories.
  • Experience in writing directed test bench in verilog for model verification.
  • Knowledge and experience using simulators - NC, VCS, ModelSim, ESPCV is a must.
  • Familiarity with memory model verification/QC flow is required.
  • Scripting & flow automation, Perl, Python, Tcl, Shell programming skills are required.
  • Able to work in agile and dynamic development environments.
  • Excellent written and verbal communication skills.
  • Skilled multi-tasking abilities and context switching skills are a must.
  • Strong analytical, problem solving and quick learning skills are required.
  • Good team player, methodical, eye for detail, independent, well organized, and have the ability to remain calm and composed in high pressure situations.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,163,220 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
Solutions Manager 1 hour ago
In office · 14+ years exp · Bengaluru
SystemVerilog
Chips/EDA
Synopsys ZeBu
Cadence Palladium
Apply
Senior Design Lead 1 hour ago
In office · 7+ years exp · Hubballi-Dharwad
Python
Perl
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Ansys Totem
Synopsys Custom Compiler
Apply
In office · Full-Time · Bengaluru
Management
Agile
Apply
In office · Full-Time · 8+ years exp · Bachelor's Degree · Bengaluru
Apply
In office · Full-Time · 15+ years exp · Bachelor's Degree · Bengaluru
Apply
≈ $14k – $33k per year (Estimated) · In office · Full-Time · 2+ years exp · Bachelor's Degree · Bengaluru · Gurgaon
Apply
≈ $8.5k – $20k per year (Estimated) · In office · Full-Time · 4+ years exp · Bachelor's Degree · Bengaluru
Analytics
Power BI
Apply
In office · Full-Time · Bengaluru
Apply
In office · Full-Time · Bengaluru
Analytics
Microsoft Excel
Apply
In office · Full-Time · Bengaluru
Analytics
Microsoft Excel
Apply
See all jobs
This is one of many
2,163,220 more open roles from verified company boards, updated every day.