Long applicationsign-up on Workday

Firmware Engineer II

Cadence Design Systems • EDA Software • Semiconductor IP & Chip Design Services • Python • Verilog • Perl • TCL Scripting • 14 days ago
Smart Apply
Similar jobs
1,827,859open jobs
106,613companies
259,143added this week
Browse all
Salary
≈ $20k – $46k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Middle
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 20, 2026. First seen by Alion on Oct 6, 2026. Cadence Design Systems scores B on the Alion truth index.

Overview
Company
Impact
Profile match

Cadence Design Systems

Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
cadence.com • HQ: San Jose, United States • Semiconductor IP & Chip Design Services • EDA Software • 5000+ employees • Est. 1988
Tech stack of Cadence Design Systems
Backed by Sequoia Capital

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description

Be part of the Cadence DDR PHY IP Front End Design team responsible for -

  • Develop firmware for DDR5 PHY using microcontrollers
  • Developing firmware in C typically involving bare-metal programming and developing low-level APIs on Microcontrollers.
  • Responsible for collaborating with hardware designers and memory subsystem architects to derive training algorithms and implement them.
  • Responsible for collaborating with the verification team to deduce firmware-hardware co-verification plan.
  • Develop and Debug firmware in RTL based hardware simulations (C +Verilog simulations)
  • Develop and Debug on Silicon bring-up boards.

Required Skills:

  • Good Knowledge of DDR5 JEDEC spec, knowledge of different DIMM configurations and specifications.
  • Relevant experience in developing bare-metal firmware for High-speed SerDes or Memory interface Physical Layer blocks.
  • Good Knowledge of C programming language for embedded software development and use of relevant IDE.
  • Comfortable debugging RTL simulations involving firmware and microcontroller subsystem.
  • Good knowledge of Shell/Perl/Python/TCL scripting
  • Good experience on Verification EDA Tools like simulators and waveform viewers

We’re doing work that matters. Help us solve what others can’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,827,859 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $21k – $52k per year (Estimated) • In office • Full-Time • Bengaluru
Verilog
SystemVerilog
VHDL
Chips/EDA
Formal Verification
Apply
≈ $17k – $44k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Noida • Bengaluru
Apply
≈ $26k – $65k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
Senior Design Engineer 2 months ago
≈ $15k – $38k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Chennai
Python
C++
SystemVerilog
Perl
DevOps
Linux
Unix
Apply
≈ $15k – $35k per year (Estimated) • Hybrid • Full-Time • 4+ years exp • Bachelor's Degree • Bengaluru
DevOps
Linux
Wi-Fi
Management
Agile
Apply
≈ $57k – $114k per year (Estimated) • In office • Cologne
Python
Go
JavaScript
DevOps
Terraform
Ansible
GCP
FluxCD
GitLab CI
CI/CD
GitOps
ArgoCD
AWS
Docker
Kubernetes
Management
Scrum
Kanban
Apply
≈ $32k – $84k per year (Estimated) • In office • Sri Lanka
Python
JavaScript
PHP
DevOps
Platform Engineering
DNS
DHCP
Wi-Fi
Apply
ML Engineer 2 days ago
In office • Sri Lanka
Python
AI/ML
Amazon SageMaker
Machine Learning
DevOps
GCP
Azure
CI/CD
AWS
Docker
Kubernetes
GitLab
Management
Agile
Apply
Data Scientist 2 days ago
In office • Sri Lanka
Python
AI/ML
Machine Learning
Apply
≈ $57k – $134k per year (Estimated) • In office • Bachelor's Degree • Natick
Python
MATLAB
Apply
AE Group Director 2 days ago
$158k – $293k per year • Equity • In office • Full-Time • 15+ years exp • Master's Degree • Noida
Chips/EDA
Cadence Palladium
Cadence Protium
Apply
Design Engineer II 19 days ago
≈ $18k – $41k per year (Estimated) • In office • Full-Time • Noida
Python
C++
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
In office • Full-Time • Bengaluru
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Apply
≈ $27k – $62k per year (Estimated) • In office • Full-Time • 3+ years exp • Noida
Verilog
C++
SystemVerilog
VHDL
Chips/EDA
UVM
Cadence Palladium
Apply
≈ $118k – $267k per year (Estimated) • In office • Full-Time • Cary
Chips/EDA
Cadence Virtuoso
Apply
≈ $6.5k – $13k per year (Estimated) • Remote (India) • Full-Time • 2+ years exp • Bachelor's Degree • Bengaluru
Java
SQL
Mobile
JUnit
DevOps
CI/CD
Jenkins
Git
QA
TestNG
Selenium
Apply
≈ $15k – $34k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • Bengaluru
DevOps
Rest API
SOAP
Analytics
SAP BusinessObjects
Apply
≈ $14k – $30k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Bachelor's Degree • Bengaluru
Analytics
Microsoft Excel
Apply
≈ $18k – $41k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Bengaluru • Chennai
Analytics
Power BI
Management
Power Automate
Power Apps
Apply
≈ $9k – $24k per year (Estimated) • In office • Full-Time • 4+ years exp • Chennai • Bengaluru
Python
JavaScript
TypeScript
Mobile
Modularization
DevOps
Azure DevOps
GitHub Actions
Azure
CI/CD
GitHub
Management
Agile
QA
Selenium
Cucumber
JMeter
Playwright
Swagger
Postman
Robot Framework
Apply
See all jobs
This is one of many
1,827,859 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles