Lead Customer Engagement Engineer- Liberate
Apply now
Similar jobs
Salary
≈ $26k – $60k per year (Estimated)
Location
In office (Shanghai)
Seniority
Staff
Employment
Full-Time
Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Role Overview
Responsible for enabling Foundry PDK teams and Foundry Design Service teams to deploy signoff-quality standard cell, IO, and memory libraries using Cadence Liberate Characterization Suite. This role focuses on library modeling methodology, characterization techfile development, and design-ready reference flow enablement aligned with foundry signoff requirements.
Key Responsibilities - Foundry PDK Team Support
- Support foundry PDK teams in development, validation, and maintenance of Liberate characterization techfiles for standard cell, IO, and memory libraries.
- Collaborate with foundry teams to define SPICE corner, PVT, and RC assumptions used for library signoff.
- Enable generation of signoff-quality Liberty models (NLDM / CCS / CCSP) aligned with foundry requirements.
- Support characterization of timing, power, leakage, noise, and SI effects for advanced nodes.
- Assist foundry PDK qualification and IP vendor enablement through library quality checks and debugging.
- Work with foundry modeling and signoff teams to ensure consistency between library models and downstream STA, power, and reliability analysis.
Key Responsibilities - Foundry Design Service Team Support
- Develop and maintain design reference flows for standard cell, IO, and memory libraries used by foundry design service teams.
- Support integration of Liberate libraries into design implementation and signoff flows.
- Provide guidance on library usage, corner selection, and modeling trade-offs for large-scale SoC projects.
- Support characterization model selection for pre-layout, post-layout, ECO, and signoff stages.
- Assist design service teams in debugging timing, power, SI, and convergence issues related to library quality.
- Enable reusable and standardized library handoff flows across multiple design service projects.
We’re doing work that matters. Help us solve what others can’t.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
411,640 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Recommended for you based on this role
Similar stack
Same company
Shanghai
Apply
Apply
Principal Design Engineer
4 days ago
≈ $26k – $60k per year (Estimated) • In office • Full-Time • 17+ years exp • Hyderabad
DevOps
HPC
Apply
Senior International Accountant
4 days ago
≈ $70k – $157k per year (Estimated) • Equity • In office • Full-Time • Dublin
Apply
$161k – $299k per year • Equity • In office • Full-Time • 10+ years exp • Master's Degree • San Jose
AI/ML
AI Agents
Apply
Apply
Apply
Apply
Apply
Apply
This is one of many
411,640 more open roles from verified company boards, updated every day.